EP1K100FC256-2 Altera, EP1K100FC256-2 Datasheet - Page 36
![IC ACEX 1K FPGA 100K 256-FBGA](/photos/6/70/67063/544-256-fbga_sml.jpg)
EP1K100FC256-2
Manufacturer Part Number
EP1K100FC256-2
Description
IC ACEX 1K FPGA 100K 256-FBGA
Manufacturer
Altera
Series
ACEX-1K®r
Datasheet
1.EP1K10TC100-3N.pdf
(86 pages)
Specifications of EP1K100FC256-2
Number Of Logic Elements/cells
4992
Number Of Labs/clbs
624
Total Ram Bits
49152
Number Of I /o
186
Number Of Gates
257000
Voltage - Supply
2.375 V ~ 2.625 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 70°C
Package / Case
256-FBGA
Family Name
ACEX™ 1K
Number Of Usable Gates
100000
Number Of Logic Blocks/elements
4992
# I/os (max)
186
Frequency (max)
250MHz
Process Technology
CMOS
Operating Supply Voltage (typ)
2.5V
Logic Cells
4992
Ram Bits
49152
Device System Gates
257000
Operating Supply Voltage (min)
2.375V
Operating Supply Voltage (max)
2.625V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
256
Package Type
FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
544-1023
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP1K100FC256-2
Manufacturer:
ALTERA
Quantity:
81
Company:
Part Number:
EP1K100FC256-2N
Manufacturer:
ALTERA
Quantity:
340
Company:
Part Number:
EP1K100FC256-2N
Manufacturer:
ALTERA
Quantity:
8
Company:
Part Number:
EP1K100FC256-2N
Manufacturer:
ALTERA21
Quantity:
540
Part Number:
EP1K100FC256-2N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
ACEX 1K Programmable Logic Device Family Data Sheet
ClockLock &
ClockBoost
Features
36
f
For more information, search for “SameFrame” in MAX+PLUS II Help.
Note:
(1)
To support high-speed designs, -1 and -2 speed grade ACEX 1K devices
offer ClockLock and ClockBoost circuitry containing a phase-locked loop
(PLL) that is used to increase design speed and reduce resource usage. The
ClockLock circuitry uses a synchronizing PLL that reduces the clock delay
and skew within a device. This reduction minimizes clock-to-output and
setup times while maintaining zero hold times. The ClockBoost circuitry,
which provides a clock multiplier, allows the designer to enhance device
area efficiency by sharing resources within the device. The ClockBoost
feature allows the designer to distribute a low-speed clock and multiply
that clock on-device. Combined, the ClockLock and ClockBoost features
provide significant improvements in system performance and
bandwidth.
The ClockLock and ClockBoost features in ACEX 1K devices are enabled
through the Altera software. External devices are not required to use these
features. The output of the ClockLock and ClockBoost circuits is not
available at any of the device pins.
The ClockLock and ClockBoost circuitry lock onto the rising edge of the
incoming clock. The circuit output can drive the clock inputs of registers
only; the generated clock cannot be gated or inverted.
The dedicated clock pin (GCLK1) supplies the clock to the ClockLock and
ClockBoost circuitry. When the dedicated clock pin is driving the
ClockLock or ClockBoost circuitry, it cannot drive elsewhere in the device.
EP1K10
EP1K30
EP1K50
EP1K100
Table 10. ACEX 1K SameFrame Pin-Out Support
This option is supported with a 256-pin FineLine BGA package and SameFrame
migration.
Device
FineLine
256-Pin
BGA
v
v
v
v
FineLine
Altera Corporation
484-Pin
BGA
v
v
(1)
(1)