EP1C4F400I7 Altera, EP1C4F400I7 Datasheet - Page 33

IC CYCLONE FPGA 4K LE 400-FBGA

EP1C4F400I7

Manufacturer Part Number
EP1C4F400I7
Description
IC CYCLONE FPGA 4K LE 400-FBGA
Manufacturer
Altera
Series
Cyclone®r
Datasheet

Specifications of EP1C4F400I7

Number Of Logic Elements/cells
4000
Number Of Labs/clbs
400
Total Ram Bits
78336
Number Of I /o
301
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
400-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Other names
544-2080

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1C4F400I7
Manufacturer:
ALTERA
Quantity:
3
Part Number:
EP1C4F400I7
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP1C4F400I7
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1C4F400I7
Manufacturer:
ALTERA
0
Part Number:
EP1C4F400I7
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP1C4F400I7N
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP1C4F400I7N
Manufacturer:
ALTERA
Quantity:
1 736
Part Number:
EP1C4F400I7N
Manufacturer:
XILINX
0
Part Number:
EP1C4F400I7N
Manufacturer:
ALTERA
0
Figure 2–19. Input/Output Clock Mode in Simple Dual-Port Mode
Notes to
(1)
(2)
Altera Corporation
May 2008
wraddress[ ]
address[ ]
byteena[ ]
outclken
outclock
inclken
inclock
All registers shown except the rden register have asynchronous clear ports.
Violating the setup or hold time on the address registers could corrupt the memory contents. This applies to both
read and write operations.
data[ ]
wren
rden
Figure
6 LAB Row
Clocks
6
2–19:
D
ENA
D
ENA
D
ENA
D
ENA
D
ENA
D
ENA
Q
Q
Q
Q
Q
Q
Generator
Pulse
Write
Data In
Read Address
Byte Enable
Write Address
Read Enable
Write Enable
Memory Block
Notes
Data Out
1,024 ´ 4
2,048 ´ 2
4,096 ´ 1
256 ´ 16
512 ´ 8
(1),
(2)
D
ENA
Q
Embedded Memory
Preliminary
To MultiTrack
Interconnect
2–27

Related parts for EP1C4F400I7