EP3C120F780C8 Altera, EP3C120F780C8 Datasheet - Page 49

IC CYCLONE III FPGA 119K 780FBGA

EP3C120F780C8

Manufacturer Part Number
EP3C120F780C8
Description
IC CYCLONE III FPGA 119K 780FBGA
Manufacturer
Altera
Series
Cyclone® IIIr

Specifications of EP3C120F780C8

Number Of Logic Elements/cells
119088
Number Of Labs/clbs
7443
Total Ram Bits
3981312
Number Of I /o
531
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
780-FBGA
For Use With
544-2601 - KIT DEV CYCLONE III LS EP3CLS200544-2589 - KIT DEV EMB CYCLONE III EDITION544-2566 - KIT DEV DSP CYCLONE III EDITION544-2444 - KIT DEV CYCLONE III EP3C120544-2411 - KIT DEV NIOS II CYCLONE III ED.
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Other names
544-2391
544-2531
544-2531
EP3C120F780C8ES

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP3C120F780C8
Manufacturer:
ALTERA
Quantity:
561
Part Number:
EP3C120F780C8
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP3C120F780C8
Manufacturer:
ALTERA
0
Part Number:
EP3C120F780C8
Manufacturer:
ALTERA
Quantity:
320
Part Number:
EP3C120F780C8AD
Manufacturer:
ALTERA
0
Part Number:
EP3C120F780C8N
Manufacturer:
ALTERA
Quantity:
642
Part Number:
EP3C120F780C8N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP3C120F780C8N
Manufacturer:
XILINX
0
Part Number:
EP3C120F780C8N
Manufacturer:
ALTERA
Quantity:
320
Part Number:
EP3C120F780C8N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Chapter 2: Cyclone III LS Device Data Sheet
Electrical Characteristics
Table 2–5. Cyclone III LS Devices Bus Hold Parameters
© December 2009
Bus-hold
low,
sustaining
current
Bus-hold
high,
sustaining
current
Bus-hold
low,
overdrive
current
Bus-hold
high,
overdrive
current
Bus-hold
trip point
Note to
(1) Bus-hold trip points are based on calculated input voltages from the JEDEC standard.
Parameter
Table
2–5:
V
(maximum)
V
(minimum)
0 V < V
0 V < V
IN
IN
Altera Corporation
Condition
> V
< V
IL
IL
IN
IN
Bus Hold
Bus hold retains the last valid logic state after the source driving it either enters the
high impedance state or is removed. Each I/O pin has an option to enable bus hold in
user mode. Bus hold is always disabled in configuration mode.
Table 2–5
input pin capacitances and OCT tolerance specifications.
OCT Specifications
Table 2–6
and voltage (PVT).
Table 2–6. Cyclone III LS Devices Series OCT without Calibration Specifications
< V
< V
Series OCT without
CC IO
CC IO
Description
calibration
Min
0.3
–8
8
lists the bus hold specifications for Cyclone III LS devices. Also listed are the
lists the variation of OCT without calibration across process, temperature,
1.2
–125
Max
125
0.9
0.375 1.125 0.68
Min
–12
12
V
CCIO
3.0
2.5
1.8
1.5
1.2
1.5
(V)
–175
Max
175
(Note 1)
Min
–30
30
Commercial Max
1.8
–200
Max
1.07
V
200
CC IO
±30
±30
±40
±50
±50
(V)
Resistance Tolerance
Min
–50
0.7
50
2.5
–300
Max
300
1.7
Cyclone III Device Handbook, Volume 2
Min Max
–70
0.8
70
3.0
Industrial Max
–500
500
2.0
±40
±40
±50
±50
±50
Min
–70
0.8
70
3.3
–500
Max
500
2.0
Unit
%
%
%
%
%
Unit
μA
μA
μA
μA
V
2–5

Related parts for EP3C120F780C8