EPF10K100ARI240-3 Altera, EPF10K100ARI240-3 Datasheet - Page 33

• Manufacturer Part Number: EPF10K100ARI240-3
• Description: IC FLEX 10KA FPGA 100K 240-RQFP
• Manufacturer: Altera
• Series: FLEX-10K®r

Specifications of EPF10K100ARI240-3

• Number Of Logic Elements/cells: 4992
• Number Of Labs/clbs: 624
• Total Ram Bits: 24576
• Number Of I /o: 189
• Number Of Gates: 158000
• Voltage - Supply: 3 V ~ 3.6 V
• Mounting Type: Surface Mount
• Operating Temperature: -40°C ~ 100°C
• Package / Case: 240-RQFP
• Family Name: FLEX 10KA
• Number Of Usable Gates: 100000
• Number Of Logic Blocks/elements: 4992
• # Registers: 1218
• # I/os (max): 189
• Frequency (max): 125MHz
• Process Technology: CMOS
• Operating Supply Voltage (typ): 3.3V
• Logic Cells: 4992
• Ram Bits: 24567
• Device System Gates: 158000
• Operating Supply Voltage (min): 3V
• Operating Supply Voltage (max): 3.6V
• Operating Temp Range: -40C to 85C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 240
• Package Type: RQFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Other names: 544-1251

Altera Corporation
Signals on the peripheral control bus can also drive the four global signals,
referred to as GLOBAL0 through GLOBAL3 in
internally generated signal can drive the global signal, providing the same
low-skew, low-delay characteristics for an internally generated signal as
for a signal driven by an input. This feature is ideal for internally
generated clear or clock signals with high fan-out. When a global signal is
driven by internal logic, the dedicated input pin that drives that global
signal cannot be used. The dedicated input pin should be driven to a
known logic state (such as ground) and not be allowed to float.
When the chip-wide output enable pin is held low, it will tri-state all pins
on the device. This option can be set in the Global Project Device Options
menu. Additionally, the registers in the IOE can be reset by holding the
chip-wide reset pin low.
Row-to-IOE Connections
When an IOE is used as an input signal, it can drive two separate row
channels. The signal is accessible by all LEs within that row. When an IOE
is used as an output, the signal is driven by a multiplexer that selects a
signal from the row channels. Up to eight IOEs connect to each side of
each row channel. See
Figure 14. FLEX 10K Row-to-IOE Connections
The values for m and n are provided in Table 10.
Row FastTrack
Interconnect
FLEX 10K Embedded Programmable Logic Device Family Data Sheet
n
Figure
Each IOE can drive up to two
row channels.
n
n
m
m
14.
Each IOE is driven by an
m-to-1 multiplexer.
Tables 8
IOE8
IOE1
and 9. The
33