EP2C35F672C6N Altera, EP2C35F672C6N Datasheet - Page 50
![IC CYCLONE II FPGA 33K 672-FBGA](/photos/6/72/67281/ep2c35f672c6n_sml.jpg)
EP2C35F672C6N
Manufacturer Part Number
EP2C35F672C6N
Description
IC CYCLONE II FPGA 33K 672-FBGA
Manufacturer
Altera
Series
Cyclone® IIr
Datasheet
1.EP2C5T144C8N.pdf
(168 pages)
Specifications of EP2C35F672C6N
Number Of Logic Elements/cells
33216
Number Of Labs/clbs
2076
Total Ram Bits
483840
Number Of I /o
475
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
672-FBGA
Family Name
Cyclone® II
Number Of Logic Blocks/elements
33216
# I/os (max)
475
Frequency (max)
500MHz
Process Technology
90nm
Operating Supply Voltage (typ)
1.2V
Logic Cells
33216
Ram Bits
483840
Operating Supply Voltage (min)
1.15V
Operating Supply Voltage (max)
1.25V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
672
Package Type
FBGA
For Use With
P0301 - DE2 CALL FOR ACADEMIC PRICING544-1733 - PCI KIT W/CYCLONE II EP2C35N649-1001 - KIT DEV CYCLONE II PCI EXPRESS
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant
Other names
544-1694
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP2C35F672C6N
Manufacturer:
ALTERA
Quantity:
170
I/O Structure & Features
2–38
Cyclone II Device Handbook, Volume 1
Figure 2–20. Cyclone II IOE Structure
Note to
(1)
The IOEs are located in I/O blocks around the periphery of the Cyclone II
device. There are up to five IOEs per row I/O block and up to four IOEs
per column I/O block (column I/O blocks span two columns). The row
I/O blocks drive row, column (only C4 interconnects), or direct link
interconnects. The column I/O blocks drive column interconnects.
Figure 2–21
Figure 2–22
There are two paths available for combinational or registered inputs to the logic
array. Each path contains a unique programmable delay chain.
Figure
Logic Array
shows how a row I/O block connects to the logic array.
shows how a column I/O block connects to the logic array.
2–20:
Input (1)
Output
OE
Output Register
Input Register
OE Register
Altera Corporation
February 2007