EPF10K30ETC144-3 Altera, EPF10K30ETC144-3 Datasheet - Page 39

IC FLEX 10KE FPGA 30K 144-TQFP

EPF10K30ETC144-3

Manufacturer Part Number
EPF10K30ETC144-3
Description
IC FLEX 10KE FPGA 30K 144-TQFP
Manufacturer
Altera
Series
FLEX-10KE®r
Datasheet

Specifications of EPF10K30ETC144-3

Number Of Logic Elements/cells
1728
Number Of Labs/clbs
216
Total Ram Bits
24576
Number Of I /o
102
Number Of Gates
119000
Voltage - Supply
2.375 V ~ 2.625 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
144-TQFP, 144-VQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
544-1267

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EPF10K30ETC144-3
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EPF10K30ETC144-3
Manufacturer:
ALTERA
0
Part Number:
EPF10K30ETC144-3
Manufacturer:
ALTERA
Quantity:
4
Part Number:
EPF10K30ETC144-3
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EPF10K30ETC144-3N
Manufacturer:
ALTERA
Quantity:
5 510
Part Number:
EPF10K30ETC144-3N
Quantity:
5 510
Part Number:
EPF10K30ETC144-3N
Manufacturer:
ALTERA
0
Part Number:
EPF10K30ETC144-3NQ
Manufacturer:
ALTERA
Quantity:
5 510
Part Number:
EPF10K30ETC144-3NQ
Manufacturer:
NS
Quantity:
5 510
Part Number:
EPF10K30ETC144-3Q
Manufacturer:
ALTERA
0
Altera Corporation
ClockLock & ClockBoost Timing Parameters
For the ClockLock and ClockBoost circuitry to function properly, the
incoming clock must meet certain requirements. If these specifications are
not met, the circuitry may not lock onto the incoming clock, which
generates an erroneous clock within the device. The clock generated by
the ClockLock and ClockBoost circuitry must also meet certain
specifications. If the incoming clock meets these requirements during
configuration, the ClockLock and ClockBoost circuitry will lock onto the
clock during configuration. The circuit will be ready for use immediately
after configuration.
specifications.
Figure 19. Specifications for Incoming & Generated Clocks
The t
nominal output clock period.
ClockLock-
Generated
Clock
I
parameter refers to the nominal input clock period; the t
Input
Clock
FLEX 10KE Embedded Programmable Logic Devices Data Sheet
t
R
t
OUTDUTY
t
Figure 19
CLK1
t
F
t
INDUTY
shows the incoming and generated clock
t
O
t
I
t
t
I
O +
t
INCLKSTB
t
JITTER
t
O –
t
JITTER
O
parameter refers to the
t
I
f
CLKDEV
39

Related parts for EPF10K30ETC144-3