ADSP-2188NBCA-320 Analog Devices Inc, ADSP-2188NBCA-320 Datasheet - Page 14
![IC DSP 16BIT 80MHZ 144CSPBGA](/photos/6/71/67183/bc-144-6_sml.jpg)
ADSP-2188NBCA-320
Manufacturer Part Number
ADSP-2188NBCA-320
Description
IC DSP 16BIT 80MHZ 144CSPBGA
Manufacturer
Analog Devices Inc
Series
ADSP-21xxr
Type
Fixed Pointr
Datasheet
1.ADSP-2185NKSTZ-320.pdf
(48 pages)
Specifications of ADSP-2188NBCA-320
Rohs Status
RoHS non-compliant
Interface
Host Interface, Serial Port
Clock Rate
80MHz
Non-volatile Memory
External
On-chip Ram
256kB
Voltage - I/o
1.8V, 2.5V, 3.3V
Voltage - Core
1.90V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
144-CSPBGA
Device Core Size
16b
Architecture
Enhanced Harvard
Format
Fixed Point
Clock Freq (max)
80MHz
Mips
80
Device Input Clock Speed
80MHz
Ram Size
256KB
Operating Supply Voltage (typ)
2.5/3.3V
Operating Supply Voltage (min)
1.8V
Operating Supply Voltage (max)
2/3.6V
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
144
Package Type
CSPBGA
Lead Free Status / Rohs Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ADSP-2188NBCA-320
Manufacturer:
SEMIKRON
Quantity:
230
ADSP-218xN
The IDMA port has a 16-bit multiplexed address and data bus
and supports 24-bit program memory. The IDMA port is com-
pletely asynchronous and can be written while the ADSP-218xN
is operating at full speed.
The DSP memory address is latched and then automatically
incremented after each IDMA transaction. An external device
can therefore access a block of sequentially addressed memory
by specifying only the starting address of the block. This
increases throughput as the address does not have to be sent for
each memory access.
IDMA port access occurs in two phases. The first is the IDMA
Address Latch cycle. When the acknowledge is asserted, a 14-bit
address and 1-bit destination type can be driven onto the bus by
an external device. The address specifies an on-chip memory
location, the destination type specifies whether it is a DM or PM
access. The falling edge of the IDMA address latch signal (IAL)
or the missing edge of the IDMA select signal (IS) latches this
value into the IDMAA register.
Once the address is stored, data can be read from, or written to,
the ADSP-218xN’s on-chip memory. Asserting the select line
(IS) and the appropriate read or write line (IRD and IWR
respectively) signals the ADSP-218xN that a particular transac-
tion is required. In either case, there is a one-processor-cycle
delay for synchronization. The memory access consumes one
additional processor cycle.
Once an access has occurred, the latched address is automati-
cally incremented, and another access can occur.
Through the IDMAA register, the DSP can also specify the
starting address and data format for DMA operation.
Asserting the IDMA port select (IS) and address latch enable
(IAL) directs the ADSP-218xN to write the address onto the
IAD14–0 bus into the IDMA Control Register
15 is set to 0, IDMA latches the address. If Bit 15 is set to 1,
IDMA latches into the OVLAY register. This register, also
shown in
(0x3FE0). Note that the latched address (IDMAA) cannot be
read back by the host.
When Bit 14 in 0x3FE7 is set to zero, short reads use the timing
shown in
1, timing in
read only mode. Set IDDMOVLAY and IDPMOVLAY bits in
the IDMA overlay register as indicated in
ADSP-218x DSP Hardware Reference for additional details.
Note: In full memory mode all locations of 4M-byte memory
space are directly addressable. In host memory mode, only
address pin A0 is available, requiring additional external logic to
provide address information for the byte.
Bootstrap Loading (Booting)
ADSP-218xN series members have two mechanisms to allow
automatic loading of the internal program memory after reset.
The method for booting is controlled by the Mode A, B, and C
configuration bits.
When the mode pins specify BDMA booting, the ADSP-218xN
initiates a BDMA boot sequence when reset is released.
Figure
Figure 36 on Page
Figure 37 on Page 39
14, is memory-mapped at address DM
38. When Bit 14 in 0x3FE7 is set to
applies for short reads in short
Table
(Figure
8. Refer to the
Rev. A | Page 14 of 48 | August 2006
14). If Bit
The BDMA interface is set up during reset to the following
defaults when BDMA booting is specified: the BDIR, BMPAGE,
BIAD, and BEAD registers are set to 0, the BTYPE register is set
to 0 to specify program memory 24-bit words, and the
BWCOUNT register is set to 32. This causes 32 words of on-
chip program memory to be loaded from byte memory. These
32 words are used to set up the BDMA to load in the remaining
program code. The BCR bit is also set to 1, which causes pro-
gram execution to be held off until all 32 words are loaded into
on-chip program memory. Execution then begins at address 0.
The ADSP-2100 Family development software (Revision 5.02
and later) fully supports the BDMA booting feature and can
generate byte memory space-compatible boot code.
The IDLE instruction can also be used to allow the processor to
hold off execution while booting continues through the BDMA
interface. For BDMA accesses while in Host Mode, the addres-
ses to boot memory must be constructed externally to the
ADSP-218xN. The only memory address bit provided by the
processor is A0.
IDMA Port Booting
ADSP-218xN series members can also boot programs through
its internal DMA port. If Mode C = 1, Mode B = 0, and Mode A
= 1, the ADSP-218xN boots from the IDMA port. IDMA feature
can load as much on-chip memory as desired. Program execu-
tion is held off until the host writes to on-chip program memory
location 0.
BUS REQUEST AND BUS GRANT
and address buses to an external device. When the external
device requires access to memory, it asserts the Bus Request
ADSP-218xN series members can relinquish control of the data
NOTE: RESERVED BITS ARE SHOWN ON A GRAY FIELD. THESE
1 5 1 4 1 3 1 2 1 1 1 0 9
1 5 1 4 1 3 1 2 1 1 1 0 9
0
0
U
0
BITS SHOULD ALWAYS BE WRITTEN WITH ZEROS.
RESERVED SET TO 0
RESERVED SET TO 0
RESERVED SET TO 0
U
0
IDMA CONTROL (U = UNDEFINED AT RESET)
U
0
Figure 14. IDMA OVLAY/Control Registers
U
0
U
0
IDMA OVERLAY
U
0
IDMAA ADDRESS
U
8
0
8
U
7
0
7
IDDMOVLAY
SHORT READ
ONLY
0 = DISABLE
1 = ENABLE
IDMAD DESTINATION MEMORY
TYPE
0 = PM
1 = DM
6
6
U
0
(SEE TABLE 12)
5
5
U
0
U
4
4
0
3
3
U
0
IDPMOVLAY
U
2
2
0
U
1
0
1
0
0
U
0
DM (0x3FE7)
DM (0x3FE0)