XCR3032XL-5PC44C Xilinx Inc, XCR3032XL-5PC44C Datasheet

no-image

XCR3032XL-5PC44C

Manufacturer Part Number
XCR3032XL-5PC44C
Description
IC ISP CPLD 32 MCELL3.3V 44-PLCC
Manufacturer
Xilinx Inc
Series
CoolRunner XPLA3r
Datasheet

Specifications of XCR3032XL-5PC44C

Programmable Type
In System Programmable (min 1K program/erase cycles)
Delay Time Tpd(1) Max
4.5ns
Voltage Supply - Internal
3 V ~ 3.6 V
Number Of Logic Elements/blocks
2
Number Of Macrocells
32
Number Of Gates
750
Number Of I /o
36
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
44-PLCC
Voltage
3.3V
Memory Type
EEPROM
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-
Number Of Logic Elements/cells
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XCR3032XL-5PC44C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XCR3032XL-5PC44C
Manufacturer:
XILINX
0
DS023 (v2.2) September 15, 2008
Features
Table 1: I
DS023 (v2.2) September 15, 2008
Product Specification
Low power 3.3V 32 macrocell CPLD
4.5 ns pin-to-pin logic delays
System frequencies up to 213 MHz
32 macrocells with 750 usable gates
Available in small footprint packages
-
-
Optimized for 3.3V systems
-
-
-
-
-
-
Advanced system features
-
-
-
-
-
-
-
-
Fast ISP programming times
Port Enable pin for dual function of JTAG ISP pins
2.7V to 3.6V supply voltage at industrial temperature
range
Programmable slew rate control per macrocell
Security bit prevents unauthorized access
Refer to the CoolRunner XPLA3 family data sheet
(DS012) for architecture description
Frequency (MHz)
48-ball CS BGA (36 user I/O pins)
44-pin VQFP (36 user I/Os)
Ultra-low power operation
Typical Standby Current of 17 μA at 25°C
5V tolerant I/O pins with 3.3V core supply
Advanced 0.35 micron five layer metal EEPROM
process
Fast Zero Power (FZP) CMOS technology
3.3V PCI electrical specification compatible
outputs (no internal clamp diode on any input or
I/O, no minimum clock input capacitance)
In-system programming
Input registers
Predictable timing model
Up to 23 available clocks per function block
Excellent pin retention during design changes
Full IEEE Standard 1149.1 boundary-scan (JTAG)
Four global clocks
Eight product term control terms per function block
Typical I
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
© 2000–2008 Xilinx, Inc. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm.
CC
vs. Frequency (V
CC
(mA)
R
CC
= 3.3V, 25°C)
0.017
0
0.13
1
0
0
www.xilinx.com
14
0.54
5
XCR3032XL 32 Macrocell CPLD
Product Specification
Description
The CoolRunner™ XPLA3 XCR3032XL device is a 3.3V,
32-macrocell CPLD targeted at power sensitive designs
that require leading edge programmable logic solutions. A
total of two function blocks provide 750 usable gates.
Pin-to-pin propagation delays are as fast as 4.5 ns with a
maximum system frequency of 213 MHz.
TotalCMOS Design Technique for Fast
Zero Power
CoolRunner XPLA3 CPLDs offer a TotalCMOS solution,
both in process technology and design technique. Xilinx®
CPLDs employ a cascade of CMOS gates to implement its
sum of products instead of the traditional sense amp
approach. This CMOS gate implementation allows Xilinx to
offer CPLDs that are both high performance and low power,
breaking the paradigm that to have low power, one must
have low performance. Refer to
ing the I
CPLD (data taken with two resetable up/down, 16-bit
counters at 3.3V, 25° C).
Figure 1: I
20
15
10
5
0
1.06
0
10
CC
vs. Frequency of the XCR3032XL TotalCMOS
20
CC
40
2.09
vs. Frequency at V
20
60
Frequency (MHz)
80
5.2
50
100
Figure 1
120
CC
10.26
and
100
140
= 3.3V, 25°C
Table 1
160
DS023_01_080101
180 200
20.3
200
show-
1

Related parts for XCR3032XL-5PC44C

XCR3032XL-5PC44C Summary of contents

Page 1

... XCR3032XL 32 Macrocell CPLD Product Specification 0 14 Description The CoolRunner™ XPLA3 XCR3032XL device is a 3.3V, 32-macrocell CPLD targeted at power sensitive designs that require leading edge programmable logic solutions. A total of two function blocks provide 750 usable gates. Pin-to-pin propagation delays are as fast as 4.5 ns with a maximum system frequency of 213 MHz ...

Page 2

... XCR3032XL 32 Macrocell CPLD DC Electrical Characteristics Over Recommended Operating Conditions (1) Symbol Parameter (2) V Output High voltage OH V Output Low voltage OL (4) I Input leakage current IL (4) I I/O High-Z leakage current IH (8) I Standby current CCSB (5,6) I Dynamic current CC (7) C Input pin capacitance IN C Clock input capacitance ...

Page 3

... DS023 (v2.2) September 15, 2008 Product Specification -5 (1, 2) Min. Max. 4.5 (3) 5.0 3.5 2.5 3.0 3.5 0 2.5 4.0 4 213 - - - 7.2 (6) - 7.2 - 6.0 - 6.5 www.xilinx.com XCR3032XL 32 Macrocell CPLD -7 -10 Min. Max. Min. Max. - 7.0 - 9.1 - 7.5 - 10.0 5.0 - 6.5 - 3 4 4.8 - 6.3 - ...

Page 4

... XCR3032XL 32 Macrocell CPLD Internal Timing Parameters Symbol Parameter Buffer Delays T Input buffer delay IN T Fast Input buffer delay FIN T Global Clock buffer delay GCK T Output buffer delay OUT T Output buffer enable/disable delay EN Internal Register, Product Term, and Combinatorial Delays T Latch transparent delay ...

Page 5

... POD output level of V Figure 3: AC Load Circuit +3.0V 0V Measurements: All circuit delays are measured at the +1.5V level of inputs and outputs, unless otherwise specified DS023_05_061101 PD2 www.xilinx.com XCR3032XL 32 Macrocell CPLD Values 390Ω 390Ω Open Closed Closed Open Closed Closed , ...

Page 6

... VQ44 CS48 Notes This is an obsolete package type. It remains here for legacy support only JTAG pins. (2) ( Table 4: XCR3032XL Global, JTAG, Port Enable, Power and No Connect Pins Pin Type 5 D3 IN0 / CLK0 6 D1 (2) (2) IN1 / CLK1 IN2 / CLK2 IN3 / CLK3 10 F1 TCK ...

Page 7

... VQG44 44 Very Thin Quad Flat Pack (VQFP); Pb- Free CS48 48 Chip Scale Package (CSP) CSG48 48 Chip Scale Package (CSP); Pb-Free VQ44 44 Very Thin Quad Flat Pack (VQFP) www.xilinx.com XCR3032XL 32 Macrocell CPLD This line not related to device part number Operating Package Type Range ( ...

Page 8

... XCR3032XL 32 Macrocell CPLD Ordering Combination Information Speed Device Ordering and (pin-to-pin Part Marking Number delay) XCR3032XL-10VQG44I 10 ns XCR3032XL-10CS48I 10 ns XCR3032XL-10CSG48I 10 ns Notes Commercial 0° to +70° Industrial (Continued) Pkg. No. of Symbol Pins VQG44 44 Very Thin Quad Flat Pack (VQFP); Pb-Free CS48 ...

Page 9

... SU SU2 Figure 2. Increased -5 T parameter to internal timing model. Increased -5 F PTCK Typical and T specifications. Removed T CCSB APRPW Information. See Product Discontinuation Notice www.xilinx.com XCR3032XL 32 Macrocell CPLD Figure 2; added Table 2: Total User 1. changed - 200 MHz SYSTEM ) to AC Table, SU1 delay POD to 6.0 (from 5.5 ns) by PCO ...

Related keywords