XC95216-10HQ208I Xilinx Inc, XC95216-10HQ208I Datasheet
![no-image](/images/no-image-200.jpg)
XC95216-10HQ208I
Specifications of XC95216-10HQ208I
Available stocks
Related parts for XC95216-10HQ208I
XC95216-10HQ208I Summary of contents
Page 1
... See XCN07010 for ture overview. Power Management Power dissipation can be reduced in the XC95216 by con- figuring macrocells to standard or low-power modes of operation. Unused macrocells are turned off to minimize power dissipation. Operating current for each design can be approximated for specific operating conditions using the following equation: ...
Page 2
... I/O I/O I/O I/O I/O I/O 3 I/O/GCK 1 I/O/GSR 2 I/O/GTS Function block outputs (indicated by the bold line) drive the I/O blocks directly. 2 JTAG In-System Programming Controller Controller I/O Blocks Figure 2: XC95216 Architecture www.xilinx.com 36 Function 18 Block 1 Macrocells Function 18 Block 2 Macrocells Function 18 Block 3 Macrocells ...
Page 3
... –3 Max GND Max GND GND 1.0 MHz V = GND, No load 1.0 MHz www.xilinx.com XC95216 In-System Programmable CPLD Value –0.5 to 7.0 –0 0.5 CC –0 0.5 CC –65 to +150 +150 Min Max o C 4.75 5. 4.5 5 4.75 5. 4.5 5.5 3.0 3.6 0 0.80 2 0.5 CCINT ...
Page 4
... XC95216 In-System Programmable CPLD AC Characteristics Symbol Parameter T I/O to output valid PD T I/O setup time before GCK SU T I/O hold time after GCK H T GCK to output valid CO (1) f 16-bit counter frequency CNT (2) f Multiple FB internal operating frequency SYSTEM T I/O setup time before p-term clock input ...
Page 5
... T Incremental product term allocator delay PTA T Slew-rate limited delay SLEW Notes multiplied by the span of the function as defined in the XC9500 family data sheet. PTA DS068 (v4.4) June 25, 2007 Product Specification XC95216 In-System Programmable CPLD XC95216-10 XC95216-15 Min Max Min - 3 2 6.0 ...
Page 6
... Notes: 1. Global control pin. 2. 352-pin BGA package is being discontinued for the XC95216. 6 BScan Function Macro- (2) Order Block cell – 645 3 M25 642 3 M26 639 3 N26 636 3 N25 633 3 P23 630 3 – 627 3 P24 624 3 R26 621 ...
Page 7
... Notes: 1. Global control pin. 2. 352-pin BGA package is being discontinued for the XC95216. DS068 (v4.4) June 25, 2007 Product Specification BScan Function Macro- (2) Order Block cell – 429 7 AE22 426 7 AE21 423 ...
Page 8
... Notes: 1. Global control pin. 2. 352-pin BGA package is being discontinued for the XC95216. 8 BScan Function Macro- (2) Order Block cell – 213 11 AD7 210 11 AE5 207 11 AD4 204 11 AC7 ...
Page 9
... R XC95216 Global, JTAG and Power Pins Pin Type PQ160 I/O/GCK1 I/O/GCK2 I/O/GCK3 I/O/GTS1 I/O/GTS2 I/O/GTS3 I/O/GTS4 I/O/GSR TCK TDI TDO TMS V 5V 10,46,94,157 CCINT V 3.3V/5V 1,41,61,81,121,141 CCIO GND 20, 31, 40, 51, 70, 80, 99, 100, 110, 120, 127, 137, 160 No Connects DS068 (v4.4) June 25, 2007 ...
Page 10
... Operating Range Speed Device Ordering and (pin-to-pin Part Marking Number delay) XC95216-10PQ160C 10 ns XC95216-10PQG160C 10 ns XC95216-10HQ208C 10 ns XC95216-10BG352C 10 ns XC95216-10PQ160I 10 ns XC95216-10PQG160I 10 ns XC95216-10HQ208I 10 ns XC95216-10BG352I 10 ns XC95216-15PQ160C 15 ns XC95216-15PQG160C 15 ns XC95216-15HQ208C 15 ns XC95216-10BG352C 15 ns XC95216-15PQ160I 15 ns XC95216-15PQG160I 15 ns XC95216-15HQ208I 15 ns ...
Page 11
... Updated Package Device Marking Pin 1 orientation. 04/15/05 4.2 Added asynchronous preset/reset pulse width specification (T 04/03/06 4.3 Added Warranty Disclaimer. Added Pb-Free package ordering information. 06/25/07 4.4 Discontinuance of BG352 and BGG252 packages. DS068 (v4.4) June 25, 2007 Product Specification XC95216 In-System Programmable CPLD Revision www.xilinx.com ) APRPW 11 ...