ATF1500AL-20JI Atmel, ATF1500AL-20JI Datasheet - Page 3
![IC CPLD 20NS LOW POW 44PLCC](/photos/6/70/67043/453-44-plcc_sml.jpg)
ATF1500AL-20JI
Manufacturer Part Number
ATF1500AL-20JI
Description
IC CPLD 20NS LOW POW 44PLCC
Manufacturer
Atmel
Series
ATF1500A(L)r
Datasheet
1.ATF1500A-10JU.pdf
(19 pages)
Specifications of ATF1500AL-20JI
Programmable Type
In System Programmable (min 100 program/erase cycles)
Delay Time Tpd(1) Max
20.0ns
Voltage Supply - Internal
4.5 V ~ 5.5 V
Number Of Macrocells
32
Number Of I /o
32
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
44-PLCC
Voltage
4.5 ~ 5.5V
Memory Type
EEPROM
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-
Number Of Logic Elements/cells
-
Other names
ATF1500AL20JI
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ATF1500AL-20JI
Manufacturer:
ATM
Quantity:
4 130
Company:
Part Number:
ATF1500AL-20JI
Manufacturer:
ATM
Quantity:
4 130
Each macrocell also generates a foldback logic term, which
goes to a regional bus. All signals within a regional bus are
connected to all 16 macrocells within the region.
Cascade logic between macrocells in the ATF1500A allows
fast, efficient generation of complex logic functions. The
ATF1500A contains four such logic chains, each capable of
creating sum term logic with a fan-in of up to 40 product
terms.
Bus-friendly Pin-keeper Input and I/O’s
All Input and I/O pins on the ATF1500A have programma-
ble “pin-keeper” circuits. If activated, when any pin is driven
high or low and then subsequently left floating, it will stay at
that previous high or low level.
This circuitry prevents unused Input and I/O lines from
floating to intermediate voltage levels, which causes
unnecessary power consumption and system noise. The
keeper circuits eliminate the need for external pull-up resis-
tors and eliminate their DC power consumption.
Pin-keeper circuits can be disabled. Programming is con-
trolled in the logic design file. Once the pin-keeper circuits
are disabled, normal termination procedures are required
for unused inputs and I/Os.
Speed/Power Management
The ATF1500A has several built-in speed and power man-
agement features. The ATF1500A contains circuitry that
automatically puts the device into a low-power standby
mode when no logic transitions are occurring. This not only
reduces power consumption during inactive periods, but
also provides proportional power savings for most applica-
tions running at system speeds below 10 MHz.
All ATF1500As also have an optional pin-controlled power-
down mode. In this mode, current drops to below 10 mA.
When the power-down option is selected, the PD pin is
used to power-down the part. The power-down option is
selected in the design source file. When enabled, the
device goes into power-down when the PD pin is high. In
the power-down mode, all internal logic signals are latched
and held, as are any enabled outputs. All pin transitions are
ignored until the PD is brought low. When the power-down
feature is enabled, the PD cannot be used as a logic input
or output. However, the PD pin’s macrocell may still
be used to generate buried foldback and cascade
logic signals.
Each output also has individual slew rate control. This may
be used to reduce system noise by slowing down outputs
that do not need to operate at maximum speed. Outputs
default to slow switching, and may be specified as fast
switching in the design file.
Design Software Support
ATF1500A designs are supported by several third-party
tools. Automated fitters allow logic synthesis using a variety
of high-level description languages and formats.
Input Diagram
I/O Diagram
DATA
INPUT
OE
PROTECTION
CIRCUIT
V
CC
ESD
V
CC
100K
PROGRAMMABLE
PROGRAMMABLE
OPTION
OPTION
100K
V
CC
I/O
3