XC95144-10PQ160C Xilinx Inc, XC95144-10PQ160C Datasheet - Page 5

no-image

XC95144-10PQ160C

Manufacturer Part Number
XC95144-10PQ160C
Description
IC CPLD 144 MCELL C-TEMP 160PQFP
Manufacturer
Xilinx Inc
Series
XC9500r
Datasheets

Specifications of XC95144-10PQ160C

Programmable Type
In System Programmable (min 10K program/erase cycles)
Delay Time Tpd(1) Max
10.0ns
Voltage Supply - Internal
4.75 V ~ 5.25 V
Number Of Logic Elements/blocks
8
Number Of Macrocells
144
Number Of Gates
3200
Number Of I /o
133
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
160-MQFP, 160-PQFP
Voltage
5V
Memory Type
FLASH
Case
QFP160
Dc
00+
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-
Number Of Logic Elements/cells
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC95144-10PQ160C
Manufacturer:
XILINX
Quantity:
780
Part Number:
XC95144-10PQ160C
Manufacturer:
XILINX
Quantity:
1 045
Part Number:
XC95144-10PQ160C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC95144-10PQ160C
Manufacturer:
XILINX
0
Part Number:
XC95144-10PQ160C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC95144-10PQ160C WWW.YIBEIIC.COM
Manufacturer:
XILINX
0
Part Number:
XC95144-10PQ160C@@@@
Manufacturer:
XILINX
0
Internal Timing Parameters
DS067 (v5.7) May 28, 2009
Product Specification
Notes:
1.
Symbol
Buffer Delays
Product Term Control Delays
Internal Register and Combinatorial Delays
Feedback Delays
Time Adders
T
T
T
T
T
T
T
T
T
T
T
LOGILP
T
T
T
T
T
PTA
T
SLEW
PTCK
PTSR
T
T
PTTS
T
LOGI
GCK
GSR
GTS
OUT
T
COI
AOI
PDI
SUI
RAI
T
EN
LF
IN
HI
F
PTA
(1)
is multiplied by the span of the function as defined in the XC9500 family data sheet.
Input buffer delay
GCK buffer delay
GSR buffer delay
GTS buffer delay
Output buffer delay
Output buffer enable/disable delay
Product term clock delay
Product term set/reset delay
Product term 3-state delay
Combinatorial logic propagation delay
Register setup time
Register hold time
Register clock to output valid time
Register async. S/R to output delay
Register async. S/R recover before clock
Internal logic delay
Internal low power logic delay
FastCONNECT feedback delay
Function block local feedback delay
Incremental product term allocator delay
Slew-rate limited delay
R
Parameter
www.xilinx.com
Min
1.5
3.0
7.5
XC95144-7
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Max
10.0
2.5
1.5
4.5
5.5
2.5
3.0
2.0
4.5
0.5
0.5
6.5
2.0
8.0
4.0
1.0
4.0
0
-
-
-
10.0
Min
XC95144 In-System Programmable CPLD
XC95144-10
2.5
3.5
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Max
11.0
3.5
2.5
6.0
6.0
3.0
3.0
2.5
3.5
1.0
0.5
7.0
2.5
3.5
1.0
4.5
9.5
0
-
-
-
10.0
Min
XC95144-15
3.5
4.5
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Max
11.5
11.0
11.0
4.5
3.0
7.5
4.5
2.5
3.0
5.0
3.0
0.5
8.0
3.0
3.5
1.0
5.0
0
-
-
-
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
5

Related parts for XC95144-10PQ160C