XC9572-10PC84I Xilinx Inc, XC9572-10PC84I Datasheet - Page 10
![no-image](/images/no-image-200.jpg)
XC9572-10PC84I
Manufacturer Part Number
XC9572-10PC84I
Description
IC CPLD 72 MCELL I-TEMP 84-PLCC
Manufacturer
Xilinx Inc
Series
XC9500r
Specifications of XC9572-10PC84I
Programmable Type
In System Programmable (min 10K program/erase cycles)
Delay Time Tpd(1) Max
10.0ns
Voltage Supply - Internal
4.5 V ~ 5.5 V
Number Of Logic Elements/blocks
4
Number Of Macrocells
72
Number Of Gates
1600
Number Of I /o
69
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
84-PLCC
Voltage
5V
Memory Type
FLASH
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-
Number Of Logic Elements/cells
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC9572-10PC84I
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
XC9500 In-System Programmable CPLD Family
Fast CONNECT Switch Matrix
The Fast CONNECT switch matrix connects signals to the
FB inputs, as shown in
sponding to user pin inputs) and all FB outputs drive the
Fast CONNECT matrix. Any of these (up to a FB fan-in limit
of 36) may be selected, through user programming, to drive
each FB with a uniform delay.
10
Wired-AND
Capability
Figure
Fast CONNECT
Switch Matrix
9. All IOB outputs (corre-
(36)
(36)
Figure 9: Fast CONNECT Switch Matrix
www.xilinx.com
Function Block
Function Block
The Fast CONNECT switch matrix is capable of combining
multiple internal connections into a single wired-AND output
before driving the destination FB. This provides additional
logic capability and increases the effective logic fan-in of the
destination FB without any additional timing delay. This
capability is available for internal connections originating
from FB outputs only. It is automatically invoked by the
development software where applicable.
D/T Q
D/T Q
18
18
DS063 (v5.5) June 25, 2007
I/O Block
I/O Block
Product Specification
DS063_09_110501
I/O
I/O
R