ATF750C-10JU Atmel, ATF750C-10JU Datasheet - Page 12

• Manufacturer Part Number: ATF750C-10JU
• Description: IC CPLD 10NS 28PLCC
• Manufacturer: Atmel
• Series: ATF750C(L)r

Specifications of ATF750C-10JU

• Programmable Type: In System Programmable (min 1K program/erase cycles)
• Delay Time Tpd(1) Max: 10.0ns
• Voltage Supply - Internal: 4.5 V ~ 5.5 V
• Number Of Macrocells: 10
• Number Of I /o: 10
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 28-PLCC
• Features: Programmable
• Voltage: 5V
• Memory Type: CMOS
• Number Of Product Terms Per Macro: 8
• Maximum Operating Frequency: 90 MHz
• Delay Time: 10 ns
• Number Of Programmable I/os: 28
• Operating Supply Voltage: 5 V
• Maximum Operating Temperature: + 85 C
• Minimum Operating Temperature: - 40 C
• Mounting Style: SMD/SMT
• Supply Voltage (max): 5.5 V
• Supply Voltage (min): 4.5 V
• Family Name: ATF750C
• # Macrocells: 10
• Number Of Usable Gates: 750
• Frequency (max): 90MHz
• Propagation Delay Time: 10ns
• # I/os (max): 10
• Operating Supply Voltage (typ): 5V
• In System Programmable: No
• Operating Supply Voltage (min): 4.5V
• Operating Supply Voltage (max): 5.5V
• Operating Temp Range: -40C to 85C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 28
• Package Type: PLCC
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Logic Elements/cells: -
• Lead Free Status / Rohs Status: Details

23. Using the ATF750C’s Many Advanced Features
24. Synchronous Preset and Asynchronous Reset
25. Software Support
12
ATF750C(L)
The ATF750C(L)’s advanced flexibility packs more usable gates into 24 pins than any other logic
device. The ATF750C(L)s start with the popular 22V10 architecture, and add several enhanced
features:
One synchronous preset line is provided for all 20 registers in the ATF750C(L). The appropriate
input signals to cause the internal clocks to go to a high state must be received during a syn-
chronous preset. Appropriate setup and hold times must be met, as shown in the switching
waveform diagram.
An individual asynchronous reset line is provided for each of the 20 flip-flops. Both master and
slave halves of the flip-flops are reset when the input signals received force the internal resets
high.
All family members of the ATF750C(L) can be designed with Atmel
Additionally, the ATF750C may be programmed to perform the ATV750(L) functional subset (no
T-type flip-flops, pin clocking or D/T2 feedback) using the ATV750 JEDEC file. In this case, the
ATF750C becomes a direct replacement or speed upgrade for the ATV750. The ATF750C is a
direct replacement for the ATV750(L) and the ATV750B(L).
• Selectable D- and T-type Registers
• Selectable Asynchronous Clocks
• A Full Bank of Ten More Registers
• Independent I/O Pin and Feedback Paths
Each ATF750C(L) flip-flop can be individually configured as either D- or T-type. Using the T-
type configuration, JK and SR flip-flops are also easily created. These options allow more
efficient product term usage.
Each of the ATF750C(L)’s flip-flops may be clocked by its own clock product term or directly
from Pin 1 (SMD Lead 2). This removes the constraint that all registers must use the same
clock. Buried state machines, counters and registers can all coexist in one device while
running on separate clocks. Individual flip-flop clock source selection further allows mixing
higher performance pin clocking and flexible product term clocking within one design.
The ATF750C(L) provides two flip-flops per output logic cell for a total of 20. Each register
has its own sum term, its own reset term and its own clock term.
Each I/O pin on the ATF750C(L) has a dedicated input path. Each of the 20 registers has its
own feedback terms into the array as well. This feature, combined with individual product
terms for each I/O’s output enable, facilitates true bi-directional I/O design.
®
-WinCUPL.
0776L–PLD–11/08