EPM7128STC100-15N Altera, EPM7128STC100-15N Datasheet - Page 46
![IC MAX 7000 CPLD 128 100-TQFP](/photos/6/70/67055/544-100-tqfp_sml.jpg)
EPM7128STC100-15N
Manufacturer Part Number
EPM7128STC100-15N
Description
IC MAX 7000 CPLD 128 100-TQFP
Manufacturer
Altera
Series
MAX® 7000r
Datasheet
1.EPM7064STC44-10.pdf
(66 pages)
Specifications of EPM7128STC100-15N
Programmable Type
In System Programmable
Delay Time Tpd(1) Max
15.0ns
Voltage Supply - Internal
4.75 V ~ 5.25 V
Number Of Logic Elements/blocks
8
Number Of Macrocells
128
Number Of Gates
2500
Number Of I /o
84
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
100-TQFP, 100-VQFP
Voltage
5V
Memory Type
EEPROM
Number Of Logic Elements/cells
8
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Other names
544-2046
EPM7128STC100-15N
EPM7128STC100-15N
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EPM7128STC100-15N
Manufacturer:
ALTERA
Quantity:
20 520
Company:
Part Number:
EPM7128STC100-15N
Manufacturer:
ALTERA43
Quantity:
7 673
Part Number:
EPM7128STC100-15N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
MAX 7000 Programmable Logic Device Family Data Sheet
Notes to tables:
(1)
(2)
(3)
(4)
(5)
(6)
(7)
(8)
46
Symbol
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
f
PD1
PD2
SU
H
FSU
FH
CO1
CH
CL
ASU
AH
ACO1
ACH
ACL
CPPW
ODH
CNT
CNT
Table 33. EPM7160S External Timing Parameters (Part 1 of 2)
These values are specified under the recommended operating conditions shown in
information on switching waveforms.
This minimum pulse width for preset and clear applies for both global clear and array controls. The t
must be added to this minimum width if the clear or reset signal incorporates the t
path.
This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This
parameter applies for both global and array clocking.
These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
The f
Operating conditions: V
For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices,
these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these
devices, add an additional 0.1 ns to the PIA timing value.
The t
running in the low-power mode.
LPA
MAX
Input to non-registered output
I/O input to non-registered
output
Global clock setup time
Global clock hold time
Global clock setup time of fast
input
Global clock hold time of fast
input
Global clock to output delay
Global clock high time
Global clock low time
Array clock setup time
Array clock hold time
Array clock to output delay
Array clock high time
Array clock low time
Minimum pulse width for clear
and preset
Output data hold time after
clock
Minimum global clock period
Maximum internal global clock
frequency
parameter must be added to the t
values represent the highest frequency for pipelined data.
Parameter
CCIO
Tables 33
= 3.3 V ± 10% for commercial and industrial use.
C1 = 35 pF
C1 = 35 pF
C1 = 35 pF
C1 = 35 pF
(2)
C1 = 35 pF
(4)
Conditions
and
LAD
34
, t
(3)
show the EPM7160S AC operating conditions.
LAC
, t
149.3
Min Max Min Max Min Max Min Max
IC
3.4
2.5
0.0
1.7
3.0
2.5
1.0
0.0
3.0
3.0
0.9
3.0
, t
EN
-6
, t
6.0
6.0
3.9
6.4
6.7
SEXP
, t
122.0
4.2
0.0
3.0
0.0
3.0
3.0
1.1
2.1
3.0
3.0
3.0
1.0
ACL
Note (1)
-7
, and t
Speed Grade
7.5
7.5
4.8
7.9
8.2
CPPW
100.0
7.0
0.0
3.0
0.5
4.0
4.0
2.0
3.0
4.0
4.0
4.0
1.0
Table
LAD
parameters for macrocells
-10
parameter into the signal
10.0
10.0
10.0
10.0
14. See
5
Altera Corporation
11.0
76.9
Figure 13
0.0
3.0
0.0
5.0
5.0
4.0
4.0
6.0
6.0
6.0
1.0
-15
LPA
15.0
15.0
15.0
13.0
8
parameter
for more
Unit
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns