ADV7127JR240-REEL Analog Devices Inc, ADV7127JR240-REEL Datasheet
ADV7127JR240-REEL
Specifications of ADV7127JR240-REEL
Related parts for ADV7127JR240-REEL
ADV7127JR240-REEL Summary of contents
Page 1
FEATURES 240 MSPS Throughput Rate 10-Bit D/A Converters SFDR –70 dB typ MHz; f CLK OUT –53 dB typ 140 MHz; f CLK OUT RS-343A/RS-170 Compatible Output Complementary Outputs DAC Output Current Range: 2 ...
Page 2
ADV7127–SPECIFICATIONS 5 V SOIC SPECIFICATIONS Parameter STATIC PERFORMANCE Resolution (Each DAC) Integral Nonlinearity (BSL) Differential Nonlinearity DIGITAL AND CONTROL INPUTS Input High Voltage Input Low Voltage Input Current PSAVE Pull-Up Current Input Capacitance, C ...
Page 3
V TSSOP SPECIFICATIONS Parameter STATIC PERFORMANCE Resolution (Each DAC) Integral Nonlinearity (BSL) Differential Nonlinearity DIGITAL AND CONTROL INPUTS Input High Voltage Input Low Voltage PDOWN Input High Voltage 2 PDOWN Input Low Voltage Input ...
Page 4
ADV7127–SPECIFICATIONS 3.3 V SOIC SPECIFICATIONS Parameter STATIC PERFORMANCE Resolution (Each DAC) Integral Nonlinearity (BSL) Differential Nonlinearity DIGITAL AND CONTROL INPUTS Input High Voltage Input Low Voltage Input Current PSAVE Pull-Up Current Input Capacitance, C ...
Page 5
V TSSOP SPECIFICATIONS Parameter STATIC PERFORMANCE Resolution (Each DAC) Integral Nonlinearity (BSL) Differential Nonlinearity DIGITAL AND CONTROL INPUTS Input High Voltage Input Low Voltage PDOWN Input High Voltage 3 PDOWN Input Low Voltage Input ...
Page 6
ADV7127–SPECIFICATIONS 5 V/3.3 V DYNAMIC SPECIFICATIONS Parameter DAC PERFORMANCE 2, 3 Glitch Impulse 2, 3 Data Feedthrough 2, 3 Clock Feedthrough NOTES 1 These max/min specifications are guaranteed by characterization. 2 TTL input values are for 0 V and 3 ...
Page 7
V TIMING SPECIFICATIONS Parameter ANALOG OUTPUTS Analog Output Delay Analog Output Rise/Fall Time Analog Output Transition Time Analog Output Skew CLOCK CONTROL 7 f CLK 7 f CLK ...
Page 8
... ADV7127KRU50 ADV7127KRU140 –8– PIN CONFIGURATIONS 28-Lead SOIC PSAVE SET REF COMP ADV7127 ADV7127 TOP VIEW OUT (Not to Scale OUT GND GND CLOCK 240 MHz ADV7127JR240 ADV7127JRU240 WARNING! ESD SENSITIVE DEVICE PSAVE SET V 24 REF COMP OUT GND 19 GND 18 CLOCK REV. 0 ...
Page 9
Pin Mnemonic Function Clock Input (TTL Compatible). The rising edge of CLOCK latches the R0–R9, G0–G9, B0–B9, SYNC and CLOCK BLANK pixel and control inputs typically the pixel clock rate of the video system. CLOCK should be driven ...
Page 10
ADV7127 5 V–Typical Performance Characteristics ( 1.235 17. REF OUT 70 60 SFDR (DE) 50 SFDR (SE 0.1 1.0 2.51 5.04 20.2 40.4 100 ...
Page 11
V–Typical Performance Characteristics ( 1.235 V, I =17. REF OUT 70 60 SFDR (DE) 50 SFDR (SE 0.1 2.51 5.04 20.2 40.4 100 FREQUENCY – MHz ...
Page 12
ADV7127 CIRCUIT DESCRIPTION AND OPERATION The ADV7127 contains one 10-bit D/A converter, with one input channel containing a 10-bit register. A reference amplifier is also integrated on board the part. Digital Inputs Ten bits of data (color information) D0–D9 are ...
Page 13
D/A Converter The ADV7127 contains a 10-bit D/A converter. The DAC is designed using an advanced, high speed, segmented architec- ture. The bit currents corresponding to each digital input are routed to either the analog output (bit = “1”) or ...
Page 14
ADV7127 Power Planes The PC board layout should have two distinct power planes, one for analog circuitry and one for digital circuitry. The analog power plane should encompass the ADV7127 (V associated analog circuitry. This power plane should be con- ...
Page 15
Digital Signal Interconnect The digital signal lines to the ADV7127 should be isolated as much as possible from the analog outputs and other analog circuitry. Digital signal lines should not overlay the analog power plane. Due to the high clock ...
Page 16
ADV7127 0.0118 (0.30) 0.0040 (0.10) 0.006 (0.15) 0.002 (0.05) SEATING PLANE OUTLINE DIMENSIONS Dimensions shown in inches and (mm). 28-Lead SOIC (R-28) 0.7125 (18.10) 0.6969 (17.70 PIN 1 0.1043 (2.65) 0.0926 (2.35) 0.0500 0.0192 (0.49) SEATING ...