AD5380BST-3-REEL Analog Devices Inc, AD5380BST-3-REEL Datasheet - Page 34
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
AD5380BST-3-REEL
Manufacturer Part Number
AD5380BST-3-REEL
Description
IC DAC 14BIT I2C 40CH 100-LQFP
Manufacturer
Analog Devices Inc
Datasheet
1.AD5380BSTZ-5.pdf
(40 pages)
Specifications of AD5380BST-3-REEL
Rohs Status
RoHS non-compliant
Design Resources
40 Channels of Programmable Voltage with Excellent Temperature Drift Performance Using AD5380 (CN0007) Output Channel Monitoring Using AD5380 (CN0008)
Settling Time
6µs
Number Of Bits
14
Data Interface
I²C, Parallel, Serial
Number Of Converters
40
Voltage Supply Source
Single Supply
Power Dissipation (max)
125mW
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
100-LQFP
For Use With
EVAL-AD5380EB - BOARD EVAL FOR AD5380
AD5380
AD5380 MONITOR FUNCTION
The AD5380 contains a channel monitor function that consists
of a multiplexer addressed via the interface, allowing any chan-
nel output to be routed to this pin for monitoring using an
external ADC. In channel monitor mode, VOUT39 becomes
the MON_OUT pin, to which all monitored signals are routed.
The channel monitor function must be enabled in the control
register before any channels are routed to MON_OUT. Table 18
contains the decoding information required to route any chan-
nel to MON_OUT. Selecting Channel Address 63 three-states
MON_OUT. Figure 41 shows a typical monitoring circuit
implemented using a 12-bit SAR ADC in a 6-lead SOT-23
package. The controller output port selects the channel to be
monitored, and the input port reads the converted data from
the ADC.
VOUT38
VOUT0
DAC_GND SIGNAL_GND
VOUT39/MON_OUT
Figure 41. Typical Channel Monitoring Circuit
AD5380
AVDD
AGND
SYNC
SCLK
DIN
INPUT
A/B
DATA
VIN
REGISTER
INPUT
AD7476
VDD
GND
SDATA
SCLK
CS
CONTROLLER
OUTPUT PORT
INPUT PORT
REGISTER
REGISTER
DATA
DATA
A
B
Figure 42. Toggle Mode Function
Rev. A | Page 34 of 40
REGISTER
DAC
TOGGLE MODE FUNCTION
The toggle mode function allows an output signal to be gener-
ated using the LDAC control signal that switches between two
DAC data registers. This function is configured using the SFR
control register as follows. A write with REG1 = REG0 = 0 and
A5 to A0 = 001100 specifies a control register write. The toggle
mode function is enabled in groups of eight channels using Bits
CR6 to CR2 in the control register. See the AD5380 control
register description. Figure 42 shows a block diagram of toggle
mode implementation. Each of the 40 DAC channels on the
AD5380 contain an A and B data register. Note that the B
registers can only be loaded when toggle mode is enabled. The
sequence of events when configuring the AD5380 for toggle
mode is
1.
2.
3.
4.
The LDAC is used to switch between the A and B registers in
determining the analog output. The first LDAC configures the
output to reflect the data in the A registers. This mode offers
significant advantages if the user wants to generate a square
wave at the output of all 40 channels, as might be required to
drive a liquid crystal based variable optical attenuator. In this
case, the user writes to the control register and enables the
toggle function by setting CR6 to CR2 = 1, thus enabling the
five groups of eight for toggle mode operation. The user must
then load data to all 40 A and B registers. Toggling LDAC will
set the output values to reflect the data in the A and B registers.
The frequency of the LDAC will determine the frequency of the
square wave output.
Toggle mode is disabled via the control register. The first LDAC
following the disabling of the toggle mode will update the
outputs with the data contained in the A registers.
Enable toggle mode for the required channels via the
control register.
Load data to A registers.
Load data to B registers.
Apply LDAC .
14-BIT DAC
VOUT
LDAC
CONTROL INPUT