LAN8720AI-CP-TR Standard Microsystems (SMSC), LAN8720AI-CP-TR Datasheet - Page 10
![no-image](/images/manufacturer_photos/0/6/632/standard_microsystems__smsc__sml.jpg)
LAN8720AI-CP-TR
Manufacturer Part Number
LAN8720AI-CP-TR
Description
Manufacturer
Standard Microsystems (SMSC)
Datasheet
1.LAN8720AI-CP-TR.pdf
(78 pages)
Specifications of LAN8720AI-CP-TR
Number Of Receivers
1
Protocols Supported
IEEE 802.3
Operating Supply Voltage (typ)
1.8/2.5/3.3V
Package Type
QFN
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Operating Temperature (max)
85C
Operating Temperature (min)
-40C
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LAN8720AI-CP-TR
Manufacturer:
CHIPLUS
Quantity:
3 100
Revision 1.0 (12-09-09)
NUM PINS
1
1
1
1
1
1
Receive Error
PHY Address
Configuration
Configuration
Configuration
Operating
Operating
Transmit
Transmit
Transmit
Receive
Receive
Mode 0
Mode 1
Enable
NAME
Data 0
Data 1
Data 0
Data 1
Strap
Strap
Strap
PHY
PHY
0
SYMBOL
PHYAD0
MODE0
MODE1
RXER
TXD0
TXD1
TXEN
RXD0
RXD1
Table 2.1 RMII Signals
DATASHEET
BUFFER
TYPE
(PD)
VO8
(PU)
VO8
(PU)
VO8
(PD)
VIS
VIS
VIS
VIS
VIS
VIS
10
Small Footprint RMII 10/100 Ethernet Transceiver with HP Auto-MDIX Support
The MAC transmits data to the transceiver using
this signal.
The MAC transmits data to the transceiver using
this signal.
Indicates that valid transmission data is present
on TXD[1:0].
Bit 0 of the 2 data bits that are sent by the
transceiver on the receive path.
Combined with MODE1 and MODE2, this
configuration strap sets the default PHY mode.
See
configuration straps.
Note:
Bit 1 of the 2 data bits that are sent by the
transceiver on the receive path.
Combined with MODE0 and MODE2, this
configuration strap sets the default PHY mode.
See
configuration straps.
Note:
This signal is asserted to indicate that an error
was detected somewhere in the frame presently
being transferred from the transceiver.
This configuration strap sets the transceiver’s
SMI address.
See
configuration straps.
Note:
Note 2.1
Note 2.1
Note 2.1
Refer to
Mode Configuration," on page 31
additional details.
Refer to
Mode Configuration," on page 31
additional details.
Refer to
Address Configuration," on page 31
additional information.
for more information on
for more information on
for more information on
DESCRIPTION
Section 3.7.1, "PHYAD[0]: PHY
Section 3.7.2, "MODE[2:0]:
Section 3.7.2, "MODE[2:0]:
SMSC LAN8720/LAN8720i
Datasheet
for
for
for