SPC5123YVY400B Freescale Semiconductor, SPC5123YVY400B Datasheet - Page 35
![no-image](/images/manufacturer_photos/0/2/262/freescale_semiconductor_sml.jpg)
SPC5123YVY400B
Manufacturer Part Number
SPC5123YVY400B
Description
Manufacturer
Freescale Semiconductor
Datasheet
1.SPC5123YVY400B.pdf
(86 pages)
Specifications of SPC5123YVY400B
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SPC5123YVY400B
Manufacturer:
FREESCALE
Quantity:
201
For Measurement and Test Conditions, see the PCI Local Bus Specification.
3.3.7
The Local Plus Bus is the external bus interface of the MPC5121e/MPC5123. A maximum of eight configurable chip selects
(CS) are provided. There are two main modes of operation: non-MUXed and MUXED. The reference clock is the LPC CLK.
The maximum bus frequency is 83 MHz.
Definition of Acronyms and Terms:
Freescale Semiconductor
1
2
3
4
WS = Wait State
DC = Dead Cycle
HC = Hold Cycle
DS = Data Size in Bytes
BBT = Burst Bytes per Transfer
AL = Address latch enable Length
ALT = Chip select/Address Latch Timing
t
LPCck
t
t
val
su
See the timing measurement conditions in the PCI Local Bus Specification. It is important that all driven
signal transitions drive to their Voh or Vol level within one Tcyc.
Minimum times are measured at the package pin with the load circuit, and maximum times are measured
with the load circuit as shown in the PCI Local Bus Specification.
REQ# and GNT# are point-to-point signals and have different input setup times than do bused signals. GNT#
and REQ# have a setup of 5 ns at 66 MHz. All other signals are bused.
See the timing measurement conditions in the PCI Local Bus Specification.
Sym
t
t
t
t
(ptp) Input Setup Time to CLK – point
t
val
(ptp) CLK to Signal Valid Delay – point
on
off
su
h
LPC
= LPC clock period
Input Setup Time to CLK – bused
to point
Input Hold Time from CLK
CLK to Signal Valid Delay –
Float to Active Delay
Active to Float Delay
3,4
bused signals
Description
to point
signals
1,2,3
3,4
1,2,3
MPC5121E/MPC5123 Data Sheet, Rev. 3
Table 22. PCI Timing Parameters
4
1
1
Min
2
2
2
3
5
0
66 MHz
2
Max
14
—
—
—
—
6
6
10,12
Min
2
2
2
7
0
1
33 MHz
Electrical and Thermal Characteristics
Max
11
12
28
—
—
—
—
Units
ns
ns
ns
ns
ns
ns
ns
SpecID
A6.10
A6.11
A6.5
A6.6
A6.7
A6.8
A6.9
35