AD603-EB Analog Devices Inc, AD603-EB Datasheet
AD603-EB
Specifications of AD603-EB
AD603-EB Summary of contents
Page 1
... Several of these amplifiers may be cascaded and their gain control gains offset to optimize the system SNR. The AD603 can drive a load impedance as low as 100 Ω with low distortion. For a 500 Ω load in shunt with 5 pF, the total harmonic distortion for a ±1 V sinusoidal output at 10 MHz is typically − ...
Page 2
... Change to Figure 23 ..........................................................................9 Change to Figure 29 ........................................................................12 Updated Outline Dimensions ........................................................20 Programming the Fixed-Gain Amplifier Using Pin Strapping............................................................................... 12 Using the AD603 in Cascade ........................................................ 14 Sequential Mode (Optimal SNR) ............................................. 14 Parallel Mode (Simplest Gain Control Interface) .................. 16 Low Gain Ripple Mode (Minimum Gain Error) ................... 16 Applications Information .............................................................. 17 A Low Noise AGC Amplifier.................................................... 17 Caution ...
Page 3
... Using resistive loads of 500 Ω or greater or with the addition kΩ pull-down resistor when driving lower loads. 3 The dc gain of the main amplifier in the AD603 is ×35.7; therefore, an input offset of 100 μV becomes a 3.57 mV output offset. 4 GNEG and GPOS, gain control, and voltage range are guaranteed to be within the range of −V ≤ ...
Page 4
... Internal Voltage VINP (Pin 3) GPOS, GNEG (Pin 1 and Pin2) Internal Power Dissipation Operating Temperature Range AD603A AD603S Storage Temperature Range Lead Temperature (Soldering, 60 sec) Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only ...
Page 5
... Gain Control Input Low (Negative Voltage Increases Gain). Amplifier Input. Amplifier Ground. Connection to Feedback Network. Negative Supply Input. Amplifier Output. Positive Supply Input. Rev Page GPOS VPOS 1 8 AD603 GNEG VOUT 2 7 TOP VIEW VINP VNEG 3 6 (Not to Scale) COMM FDBK 4 5 Figure 3. 8-Lead CERDIP Pin Configuration AD603 ...
Page 6
... AD603 TYPICAL PERFORMANCE CHARACTERISTICS @ T = 25° ±5 V, –500 mV ≤ otherwise noted 10.7MHz 10 100kHz 0 –10 –0.6 –0.4 –0.2 0 0.2 V (V) G Figure 4. Gain vs 100 kHz and 10.7 MHz G 2.5 2.0 45MHz 1.5 1.0 70MHz 10.7MHz 0.5 0 455kHz –0.5 70MHz –1.0 –1.5 –0.5 –0.4 – ...
Page 7
... LOAD RESISTANCE (Ω) Figure 13. Typical Output Voltage Swing vs. Load Resistance (Negative Output Swing Limits First) 1M 10M FREQUENCY (Hz) Figure 14. Input Impedance vs. Frequency (Gain = −10 dB) 1M 10M FREQUENCY (Hz) Figure 15. Input Impedance vs. Frequency (Gain = 10 dB) AD603 2000 100M 100M ...
Page 8
... AD603 102 100 100k 1M 10M FREQUENCY (Hz) Figure 16. Input Impedance vs. Frequency (Gain = 30 dB) 1V 100 Figure 17. Gain Control Channel Response Time 4.5V INPUT GND 1V/DIV 500mV OUTPUT GND 500mV/DIV –500mV –49ns 50ns Figure 18. Input Stage Overload Recovery Time (Input Is 500 ns Period, 50% Duty-Cycle Square Wave, ...
Page 9
... Figure 27. Third-Order Intercept −10 dB/+30 dB Mode, Gain = 10 dB Rev Page 25° 50Ω 10MHz S TEST SETUP FIGURE 23 20MHz GAIN (dB) Figure 25. Noise Figure in 0 dB/40 dB Mode T = 25°C A TEST SETUP FIGURE INPUT FREQUENCY (MHz 25°C A TEST SETUP FIGURE 23 30MHz 40MHz 70MHz –10 INPUT LEVEL (dBm) AD603 ...
Page 10
... AD603 TEST SETUP FIGURE 23 30MHz 16 40MHz 14 12 70MHz 10 8 –40 –30 INPUT LEVEL (dBm) Figure 28. Third-Order Intercept −10 dB/+30 dB Mode, Gain = 25°C = 50Ω = 50Ω = 100Ω –20 Rev Page ...
Page 11
... AD603 were preceded by, for example, a 900 Ω resistor to allow operation from inputs rms.) As the selected tap moves away from the input, the dependence of the noise on source impedance quickly diminishes ...
Page 12
... Access to the feedback network is provided at Pin 5 (FDBK). The user may program the gain of the output amplifier of the AD603 using this pin, as shown in Figure 30, Figure 31, and Figure 32. There are three modes: in the default mode, FDBK is unconnected, providing the range +9 dB/+51 dB; when V and FDBK are shorted, the gain is lowered to − ...
Page 13
... Figure 30, Figure 31, and Figure 32 show how an optional capacitor may be added to extend the frequency response in high gain modes. Rev Page AD603 –1:VdB (OUT) – (–1):VdB (O ) REF VdB (OUT) – VdB (O ...
Page 14
... In the sequential mode of operation, the ISNR is maintained at its highest level for as much of the gain control range as possible. INPUT 0dB Figure 36. AD603 Gain Control Input Calculations for Sequential Control Operation V INPUT 0dB V = 1.0V C Figure 37. AD603 Gain Control Calculations for Sequential Control Operation V ...
Page 15
... Control inputs beyond these limits do not affect the gain and can be tolerated without damage or foldover in the response. This is an important aspect of the gain control response of the AD603. (See the Specifications section for more details on the allowable voltage range.) The gain is now ...
Page 16
... AD603 PARALLEL MODE (SIMPLEST GAIN CONTROL INTERFACE) In this mode, the gain control of voltage is applied to both inputs in parallel: the GPOS pins of both A1 and A2 are connected to the control voltage and the GNEW inputs are grounded. The gain scaling is then doubled to 80 dB/V, requiring only a 1.00 V change for change of gain ...
Page 17
... APPLICATIONS INFORMATION A LOW NOISE AGC AMPLIFIER Figure 47 shows the ease with which the AD603 can be connected as an AGC amplifier. The circuit illustrates many of the points previously discussed: it uses few parts, has linear-in- dB gain, operates from a single supply, uses two cascaded amplifiers in sequential gain mode for maximum SNR, and an external resistor programs each gain of the amplifier ...
Page 18
... V rms for inputs as low as −67 dBm to +15 dBm (82 dB), where the input signal exceeds the maximum input rating of the and a BE AD603. For a 30 dBm input at 10.7 MHz, the second harmonic down from the fundamental, and the third harmonic down from the fundamental. CAUTION ...
Page 19
... Figure 49. Schematic of the AD603 Evaluation Board The output is also ac-coupled and includes a 453 Ω series resistor. The gain of the AD603 is adjusted by connecting a voltage source between the GNEG and GPOS test loops Ω resistor, R5, is provided, permitting ground reference of the differential gain control inputs ...
Page 20
... R2 R3 +5V −5 V VIN, VOUT W1, W2 C4, C9, R1, R6, R7 Rev Page Manufacturer Mfg Part Number KEMET C0603C104K4RACTU Nichicon F931E106MCC Analog Devices, Inc. AD603ARZ Components Corp. TP-104-01-00 Components Corp. TP-104-01-07 Panasonic ERJ-3EKF1000V Panasonic ERJ-2GE0R00X Panasonic ERJ-3EKF4530V Components Corp. TP-104-01-02 Components Corp. TP-104-01-05 Amphenol 901-143-6RFX ...
Page 21
... AD603AQ −40°C to +85°C 2 AD603SQ/883B −55°C to +125°C 1 AD603-EVALZ AD603ACHIPS RoHS Compliant Part. 2 Refer to AD603 Military data sheet. Also available as 5962-9457203MPA. 0.005 (0.13) 0.055 (1.40) MIN MAX 8 5 0.310 (7.87) 0.220 (5.59 0.100 (2.54) BSC ...
Page 22
... AD603 NOTES Rev Page ...
Page 23
... NOTES Rev Page AD603 ...
Page 24
... AD603 NOTES ©2007 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. C00539-0-5/07(H) T Rev Page ...