NP8P128A13B1760E Micron Technology Inc, NP8P128A13B1760E Datasheet - Page 75
![no-image](/images/manufacturer_photos/0/4/441/micron_technology_inc_sml.jpg)
NP8P128A13B1760E
Manufacturer Part Number
NP8P128A13B1760E
Description
Manufacturer
Micron Technology Inc
Datasheet
1.NP8P128A13B1760E.pdf
(94 pages)
Specifications of NP8P128A13B1760E
Lead Free Status / Rohs Status
Supplier Unconfirmed
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
NP8P128A13B1760E
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Numonyx® Omneo™ P8P Datasheet
Figure 32: Buffer Program or Bit Alterable Buffer Write Flowchart
August 2010
316144-07
Yes
Command E8h or EAh
Read Status Register
Read Status Register
Issue Write to Buffer
and Block Address
and Block Address
(at Block Address)
Write Word Count,
Write Confirm D0h
Write Buffer Data,
BUFFER PROGRAM or BIT ALTERABLE BUFFER WRITE PROCEDURE
Is WSM Ready?
Another Buffered
Check if Desired
Supports Buffer
Target Address
Set Timeout or
Write Complete
Block Address
Loop Counter
Start Address
Full Status
Get Next
X = N?
SR.7 =?
Device
Writes?
SR.7 =
Write?
X = 0
Start
1 = Yes
Yes
Yes
No
1
No
No
Use Single Word Writes
Write Buffer Data,
Write to another
Abort Bufferred
Block Address
Block Address
Buffered Write
X = X + 1
or Count
Expired?
Timeout
Suspend
Aborted
Write?
No
Write
No
Yes
No
Yes
Yes
Write Loop
Suspend
1. Word count values on DQ
register. Count ranges for this device are N = 0000h to 0001Fh.
2. The device outputs the status register when read.
3. Write Buffer contents will be written at the device start address or
destination flash address.
4. Align the start address on a Write Buffer boundary for maximum
write performance (i.e., A
5. The device aborts the Buffered Program command if the current
address is outside the original block address.
6. The Status register indicates an "improper command sequence"
if the Buffered Program command is aborted. Follow this with a
Clear Status Register command.
Full status check can be done after all erase and write sequences
complete. Write FFh after the last operation to reset the device to
read array mode.
(Notes 1, 2)
(Notes 3, 4)
(Notes 5, 6)
Operation
Standby
Standby
Write
Read
Write
Write
Write
Write
Read
Bus
Write Confirm
Command
Write to
Buffer
5
–A
0
1
-DQ
of the start address = 0).
Data = E8H or EAH (Bit Alterable)
Addr = Block Address
SR.7 = Valid
Addr = Block Address
Check SR.7
1 = Device WSM is Busy
0 = Device WSM is Ready
Data = N-1 = Word Count
N = 0 corresponds to count = 1
Addr = Block Address
Data = Write Buffer Data
Addr = Start Address
Data = Write Buffer Data
Addr = Block Address
Data = D0H
Addr = Block Address
Status register Data
CE# and OE# low updates SR
Addr = Block Address
Check SR.7
1 = WSM Ready
0 = WSM Busy
7
are loaded into the Count
Comments
PGM_BUFFER.WMF
75