MT49H32M18CHT-18:A Micron Technology Inc, MT49H32M18CHT-18:A Datasheet - Page 49
![](/photos/31/34/313424/144pin_fbga_sml.jpg)
MT49H32M18CHT-18:A
Manufacturer Part Number
MT49H32M18CHT-18:A
Description
Manufacturer
Micron Technology Inc
Type
RLDRAMr
Datasheet
1.MT49H32M18CHT-18A.pdf
(74 pages)
Specifications of MT49H32M18CHT-18:A
Organization
32Mx18
Address Bus
24b
Operating Supply Voltage (typ)
1.8V
Package Type
FBGA
Operating Temp Range
0C to 95C
Operating Supply Voltage (max)
1.9V
Operating Supply Voltage (min)
1.7V
Supply Current
779mA
Pin Count
144
Mounting
Surface Mount
Operating Temperature Classification
Commercial
Lead Free Status / Rohs Status
Compliant
Figure 24:
Figure 25:
PDF: 09005aef815b2df8/Source: 09005aef811ba111
576Mb_RLDRAM_II_SIO_Core2.fm - Rev. F 6/09 EN
COMMAND
COMMAND
ADDRESS
ADDRESS
QVLD
QVLD
QK#
QK#
CK#
CK#
QK
QK
CK
CK
Q
Q
Consecutive READ Bursts (BL = 2)
Consecutive READ Bursts (BL = 4)
Notes:
Notes:
Bank a
Bank a
Add n
Add n
READ
READ
T0
T0
1. DO an (or bn or cn) = data-out from bank a (or bank b or bank c) and address n.
2. One subsequent element of the burst from each bank appears after each DO x.
3. Nominal conditions are assumed for specifications not defined.
4. Example applies only when READ commands are issued to same device.
5. Bank address can be to any bank, but the subsequent READ can only be to the same bank if
6. Data from the READ commands to bank d through bank g will appear on subsequent clock
1. DO an (or bn) = data-out from bank a (or bank b) and address n.
2. Three subsequent elements of the burst from each bank appears after each DO x.
3. Nominal conditions are assumed for specifications not defined.
4. Example applies only when READ commands are issued to same device.
5. Bank address can be to any bank, but the subsequent READ can only be to the same bank if
6. Data from the READ commands to banks c and d will appear on subsequent clock cycles
t
cycles that are not shown.
t
that are not shown.
RC has been met.
RC has been met.
Bank b
Add n
READ
NOP
T1
T1
576Mb: x9, x18 2.5V Vext, 1.8V Vdd, HSTL, SIO, RLDRAM II
RL = 4
Bank c
Add n
Bank b
RL = 4
Add n
READ
READ
T2
T2
49
Bank d
READ
Add n
NOP
T3
T3
Micron Technology, Inc., reserves the right to change products or specifications without notice.
Bank e
Add n
Bank c
Add n
READ
READ
T4
T4
TRANSITIONING DATA
TRANSITIONING DATA
DO
DO
an
an
T4n
T4n
Bank f
Add n
READ
T5
T5
NOP
©2004 Micron Technology, Inc. All rights reserved.
DO
bn
T5n
T5n
Bank g
Add n
Bank d
DON’T CARE
DON’T CARE
Add n
T6
READ
T6
READ
Operations
DO
DO
bn
cn
T6n
T6n