NL6448AC63-01 Renesas Electronics America, NL6448AC63-01 Datasheet - Page 11
![no-image](/images/manufacturer_photos/0/5/560/renesas_electronics_america_sml.jpg)
NL6448AC63-01
Manufacturer Part Number
NL6448AC63-01
Description
Manufacturer
Renesas Electronics America
Datasheet
1.NL6448AC63-01.pdf
(28 pages)
Specifications of NL6448AC63-01
Lead Free Status / Rohs Status
Supplier Unconfirmed
4.4 POWER SUPPLY VOLTAGE SEQUENCE
4.4.1 Sequence for LCD panel signal processing board
4.4.2 Sequence for backlight inverter
function signals
Display and
function signals
Note1: In terms of voltage variation (voltage drop) while VCC rising edge is below 3.0V, a
Note2: Display (CLK, Hsync, Vsync, DE, R0 to R7, G0 to G7, B0 to B7) and function (DPSH,
Note1: These are display and function signals for LCD panel signal processing board.
Note2: The backlight power voltage (VDDB) should be inputted within the valid period of
Note3: The tr should be less than 800ms when BRTC terminal [Socket: CN202, Pin No.: 4] (See
Note2
Display and
VCC
Note1
VDDB
Note1
BRTC
DPSV, MVA) signals must be Low or High-impedance, exclude the VALID period (See
above sequence diagram), in order to avoid that internal circuits is damaged.
working, even if the signal input to it once again, it might not work normally. If customer
stops the display and function signals, they should be cut VCC.
display and function signals, in order to avoid unstable data display.
protection circuit may work, and then this product may not work.
"4.5.2 Backlight inverter".) is Open.
If some of display and function signals of this product are cut while this product is
3.0V
0V
0ms < t < 35ms
ViBCH
12.0V
10.8V
ON
Tr < 30ms
DATA SHEET EN0533EJ3V0DS00
Note3
tr
VALID period
Note2
VALID period
t > 0 ms
OFF
0ms < t < 35ms
Toff > 50ms
NL6448AC63-01
11