AD8307-EB Analog Devices Inc, AD8307-EB Datasheet - Page 5

no-image

AD8307-EB

Manufacturer Part Number
AD8307-EB
Description
Manufacturer
Analog Devices Inc
Datasheet

Specifications of AD8307-EB

Lead Free Status / Rohs Status
Not Compliant
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
Table 3. Pin Function Descriptions
Pin No.
1
2
3
4
5
6
7
8
Mnemonic
INM
COM
OFS
OUT
INT
ENB
VPS
INP
Signal Input Minus Polarity. Normally at V
Common Pin (Usually Grounded).
Offset Adjustment. External capacitor connection.
Intercept Adjustment, ±3 dB. (See the Slope and Intercept Adjustments section.)
CMOS-Compatible Chip Enable. Active when high.
Positive Supply: 2.7 V to 5.5 V.
Signal Input Plus Polarity. Normally at V
significance to the sign of the two input pins. DC resistance from INP to INM = 1.1 kΩ.
Description
Logarithmic (RSSI) Output Voltage. R
COM
OUT
OFS
INM
Figure 2. Pin Configuration
1
2
3
4
Rev. D | Page 5 of 24
OUT
(Not to Scale)
POS
AD8307
TOP VIEW
= 12.5 kΩ.
POS
/2. Due to the symmetrical nature of the response, there is no special
/2.
8
7
6
5
INP
ENB
VPS
INT
AD8307