CAT22C10LI20 ON Semiconductor, CAT22C10LI20 Datasheet - Page 8

• Manufacturer Part Number: CAT22C10LI20
• Manufacturer: ON Semiconductor
• Type: NVSRAMr

Specifications of CAT22C10LI20

• Word Size: 4b
• Organization: 64x4
• Density: 256b
• Interface Type: Parallel
• Access Time (max): 200ns
• Operating Supply Voltage (typ): 5V
• Package Type: PDIP
• Operating Temperature Classification: Commercial
• Operating Supply Voltage (max): 5.5V
• Operating Supply Voltage (min): 4.5V
• Operating Temp Range: 0C to 70C
• Pin Count: 18
• Mounting: Through Hole
• Supply Current: 40mA
• Lead Free Status / Rohs Status: Compliant

Figure 4. Recall Cycle Timing
Figure 5. Store Cycle Timing
Doc. No. MD-1082, Rev. R
Recall
At anytime, except during a store operation, taking the
RECALL pin low will initiate a recall operation. This is
independent of the state of CS, WE, or A
RECALL pin has been held low for the duration of the
Recall Pulse Width (t
pendent of any other inputs. During the recall, the entire
contents of the EEPROM array is transferred to the
Static RAM array. The first byte of data may be externally
accessed after the recalled data access time from end of
recall (t
accessed by using the normal read mode.
If the RECALL pin is held low for the entire Recall Cycle
time (t
immediately accessed by using the normal read mode.
A recall operation can be performed an unlimited num-
ber of times without affecting the integrity of the data.
The outputs I/O
state as long as the RECALL signal is held low.
Store
At any time, except during a recall operation, taking the
STORE pin low will initiate a store operation. This takes
ADDRESS
DATA I/O
DATA I/O
RECALL
RCC
STORE
ARC
), the contents of the Static RAM may be
CS
) is met. After this, any other byte may be
0
–I/O
RCP
3
will go into the high impedance
), the recall will continue inde-
t RCZ
t STZ
t RCP
0
t STP
–A
5
. After the
HIGH-Z
8
t RCC
place independent of the state of CS, WE or A
STORE pin must be held low for the duration of the Store
Pulse Width (t
initiated. Once initiated, the STORE pin becomes a
“Don’t Care”, and the store operation will complete its
transfer of the entire contents of the Static RAM array
into the EEPROM array within the Store Cycle time
(t
the contents of the addressed Static RAM byte and its
corresponding byte in the EEPROM array will be un-
known.
During the store operation, the outputs are in a high
impedance state. A minimum of 100,000 store opera-
tions can be performed reliably and the data written into
the EEPROM array has a minimum data retention time
of 10 years.
DATA PROTECTION DURING POWER-UP AND
POWER-DOWN
The CAT22C10 has on-chip circuitry which will prevent
a store operation from occurring when V
3.0V typ. This function eliminates the potential hazard of
spurious signals initiating a store operation when the
system power is below 3.0V typ.
t STC
STC
HIGH-Z
). If a store operation is initiated during a write cycle,
t ORC
DATA UNDEFINED
t ARC
STP
) to ensure that a store operation is
Characteristics subject to change without notice.
DATA VALID
© 2009 SCILLC. All rights reserved.
CC
falls below
0
–A
5
. The