AT88SC1616C-SI Atmel, AT88SC1616C-SI Datasheet - Page 3
![no-image](/images/manufacturer_photos/0/0/78/atmel_sml.jpg)
AT88SC1616C-SI
Manufacturer Part Number
AT88SC1616C-SI
Description
Manufacturer
Atmel
Datasheet
1.AT88SC1616C-SI.pdf
(20 pages)
Specifications of AT88SC1616C-SI
Operating Temperature (max)
85C
Operating Temperature (min)
-40C
Package Type
SOIC
Mounting
Surface Mount
Pin Count
8
Operating Temperature Classification
Industrial
Lead Free Status / Rohs Status
Not Compliant
4.
4.1.
4.2.
4.3.
4.4.
2030KS–SMIC–10/09
Figure 2.
SCL/CLK
Pin Descriptions
Supply Voltage (V
The V
Clock (SCL/CLK)
In the asynchronous T = 0 protocol, the SCL/CLK input is used to provide the device with a carrier frequency f. The
nominal length of one bit emitted on I/O is defined as an “elementary time unit” (ETU) and is equal to 372/f. When the
synchronous protocol is used, the SCL/CLK input is used to positive edge clock data into the device and negative edge
clock data out of the device.
Reset (RST)
The AT88SC1616C provides an ISO 7816-3 compliant asynchronous answer to reset sequence. When the reset
sequence is activated, the device will output the data programmed into the 64-bit answer-to-reset register. An internal
pull-up on the RST input pad allows the device to be used in synchronous mode without bonding RST. The
AT88SC1616C does not support the synchronous answer-to-reset sequence.
Serial Data (SDA/IO)
The SDA pin is bidirectional for serial data transfer. This pin is open-drain driven and may be wired with any number of
other open drain or open collector devices. An external pull-up resistor should be connected between SDA and V
The value of this resistor and the system capacitance loading the SDA bus will determine the rise time of SDA. This
rise time will determine the maximum frequency during read operations. Low value pull-up resistors will allow higher
frequency operations while drawing higher average power. SDA/IO information applies to both asynchronous and
synchronous protocols.
When the synchronous protocol is used, the SCL/CLK input is used to positive edge clock data into the device and
negative edge clock data out of the device.
SDA/IO
GND
V
CC
RST
CC
input is a 2.7V to 5.5V positive voltage supplied by the host.
Block Diagram
CC
Asynchronous
ISO Interface
Management
Synchronous
)
Reset Block
Interface
Power
Certification Unit
Answer to Reset
Encryption and
Authentication,
Data Transfer
Verification
Password
Generator
EEPROM
Random
AT88SC1616C
CC
3
.