LTC1658CS8#TR Linear Technology, LTC1658CS8#TR Datasheet - Page 6
![IC DAC 14BIT R-R MICROPWR 8SOIC](/photos/6/62/66297/8-soic_05-08-1610_sml.jpg)
LTC1658CS8#TR
Manufacturer Part Number
LTC1658CS8#TR
Description
IC DAC 14BIT R-R MICROPWR 8SOIC
Manufacturer
Linear Technology
Datasheet
1.LTC1658CS8PBF.pdf
(12 pages)
Specifications of LTC1658CS8#TR
Settling Time
12µs
Number Of Bits
14
Data Interface
Serial
Number Of Converters
1
Voltage Supply Source
Single Supply
Power Dissipation (max)
3mW
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
8-SOIC (3.9mm Width)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
TI I G DIAGRA
LTC1658
DEFI ITIO S
Differential Nonlinearity (DNL): The difference between
the measured change and the ideal 1LSB change for any
two adjacent codes. The DNL error between any two codes
is calculated as follows:
Where V
two adjacent codes.
Digital Feedthrough: The glitch that appears at the analog
output caused by AC coupling from the digital inputs when
they change state. The area of the glitch is specified in
(nV)(sec).
Gain Error: Gain error is the difference between the output
of a DAC from its ideal full-scale value after offset error has
been adjusted.
Integral Nonlinearity (INL): The deviation from a straight
line passing through the endpoints of the DAC transfer
curve (Endpoint INL). Because the output cannot go below
zero, the linearity is measured between full scale and the
lowest code which guarantees the output will be greater
6
W U
DNL = ( V
U
OUT
OUT
is the measured voltage difference between
CS/LD
D
OUT
CLK
D
U
IN
– LSB)/LSB
PREVIOUS WORD
B13
W
t
1
MSB
B13
t
2
B12
t
8
B12
B11
t
4
B11
than zero. The INL error at a given input code is calculated
as follows:
Where V
the given input code.
Least Significant Bit (LSB): The ideal voltage difference
between two successive codes.
Resolution (n): Defines the number of DAC output states
(2
imply linearity.
Voltage Offset Error (V
output when the DAC is loaded with all zeros. A single
supply DAC can have a true negative offset, but the output
cannot go below zero (see Applications Information).
For this reason, single supply DAC offset is measured at
the lowest code that guarantees the output will be greater
than zero.
n
INL = [V
LSB = V
) that divide the full-scale range. Resolution does not
LSB
B0
BX
OUT
REF
OUT
is the output voltage of the DAC measured at
DUMMY
/16384
BX
– V
t
3
OS
– (V
BX
OS
): Nominally, the voltage at the
FS
t
6
– V
DUMMY
BX
CURRENT WORD
t
OS
5
t
)(code/16383)]/LSB
9
B13
t
7
1658 TD