AD5754BREZ Analog Devices Inc, AD5754BREZ Datasheet
AD5754BREZ
Specifications of AD5754BREZ
Available stocks
Related parts for AD5754BREZ
AD5754BREZ Summary of contents
Page 1
FEATURES Complete, quad, 12-/14-/16-bit digital-to-analog converter (DAC) Operates from single/dual supplies Software programmable output range +5 V, +10 V, +10.8 V, ±5 V, ±10 V, ±10.8 V INL error: ±16 LSB maximum, DNL error: ±1 LSB maximum Total unadjusted error ...
Page 2
AD5724/AD5734/AD5754 TABLE OF CONTENTS Features .............................................................................................. 1 Applications ....................................................................................... 1 General Description ......................................................................... 1 Functional Block Diagram .............................................................. 1 Revision History ............................................................................... 2 Specifications ..................................................................................... 3 AC Performance Characteristics ................................................ 5 Timing Characteristics ................................................................ 5 Timing Diagrams .......................................................................... 6 Absolute ...
Page 3
SPECIFICATIONS −4 −16 GND = 0 V; REFIN= 2 200 pF; all specifications LOAD ...
Page 4
AD5724/AD5734/AD5754 Parameter DIGITAL INPUTS 3 Input High Voltage Input Low Voltage Input Current Pin Capacitance DIGITAL OUTPUTS (SDO) 3 Output Low Voltage Output High Voltage Output Low Voltage Output High ...
Page 5
AC PERFORMANCE CHARACTERISTICS −4 200 pF; all specifications LOAD MIN Table 2. Parameter 2 DYNAMIC PERFORMANCE Output Voltage Settling Time Slew ...
Page 6
AD5724/AD5734/AD5754 TIMING DIAGRAMS SCLK SYNC t 7 SDIN DB23 t 9 LDAC V x OUT V x OUT CLR V x OUT SCLK SYNC t 7 D32B SDIN SDO LDAC t ...
Page 7
SCLK 1 SYNC DB23 SDIN INPUT WORD SPECIFIES REGISTER TO BE READ DB23 SDO UNDEFINED DB0 DB23 NOP CONDITION DB0 DB23 SELECTED REGISTER DATA CLOCKED OUT Figure 4. Readback Timing Diagram Rev Page 7 ...
Page 8
AD5724/AD5734/AD5754 ABSOLUTE MAXIMUM RATINGS T = 25°C, unless otherwise noted. A Transient currents 100 mA do not cause SCR latch-up. Table 4. Parameter Rating AV to GND −0 + GND +0.3 ...
Page 9
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS Table 5. Pin Function Descriptions Pin No. Mnemonic Description 1 AV Negative Analog Supply. Voltage ranges from −4 −16.5 V. This pin can be connected output SS ranges are ...
Page 10
AD5724/AD5734/AD5754 TYPICAL PERFORMANCE CHARACTERISTICS 6 AV /AV = +12V/0V, RANGE = +10V /AV = ±12V, RANGE = ±10V /AV = ±6.5V, RANGE = ± /AV = +6.5V/0V, RANGE = +5V ...
Page 11
TEMPERATURE (°C) Figure 12. AD5754 Integral Nonlinearity Error vs. Temperature 0.1 0 –0.1 –0.2 –0.3 –0.4 –0.5 –0.6 –40 – TEMPERATURE (°C) Figure ...
Page 12
AD5724/AD5734/AD5754 0.02 0.01 0 –0.01 –0.02 –0.03 –0.04 11.5 12.0 12.5 13.0 13.5 14.0 14.5 SUPPLY VOLTAGE (V) Figure 18. AD5754 Total Unadjusted Error vs. Supply Voltage 0.04 0.03 0.02 0.01 0 –0.01 –0.02 –0.03 –0.04 –0.05 5.5 6.5 7.5 ...
Page 13
TEMPERATURE (°C) Figure 24. Gain Error vs. Temperature 1000 900 800 700 600 500 400 300 200 100 ...
Page 14
AD5724/AD5734/AD5754 –3 – TIME (µs) Figure 30. Full-Scale Settling Time Range 0.020 ±10V RANGE, 0x7FFF TO 0x8000 ±10V RANGE, 0x8000 TO 0x7FFF ±5V RANGE, 0x7FFF TO 0x8000 0.015 ...
Page 15
AV /AV = +12V/0V, RANGE = +10V /AV = ±12V, RANGE = ±10V /AV = ±6.5V, RANGE = ± /AV = +6.5V/0V, RANGE = + –2 ...
Page 16
AD5724/AD5734/AD5754 TERMINOLOGY Relative Accuracy or Integral Nonlinearity (INL) For the DAC, relative accuracy, or integral nonlinearity measure of the maximum deviation in LSBs from a straight line passing through the endpoints of the DAC transfer function. A typical ...
Page 17
DC Crosstalk This is the dc change in the output level of one DAC in response to a change in the output of another DAC measured with a full-scale output change on one DAC while monitoring another DAC. ...
Page 18
AD5724/AD5734/AD5754 THEORY OF OPERATION The AD5724/AD5734/AD5754 are quad, 12-/14-/16-bit, serial input, unipolar/bipolar, voltage output DACs. They operate from unipolar supply voltages of +4 +16 bipolar supply voltages of ±4 ±16 addition, the ...
Page 19
Standalone Operation The serial interface works with both a continuous and noncon- tinuous serial clock. A continuous SCLK source can be used only if SYNC is held low for the correct number of clock cycles. In gated clock mode, a ...
Page 20
AD5724/AD5734/AD5754 LOAD DAC (LDAC) After data has been transferred into the input register of the DACs, there are two ways to update the DAC registers and DAC outputs. Depending on the status of both SYNC and LDAC , one of ...
Page 21
Ideal Output Voltage to Input Code Relationship—AD5754 Table 7. Bipolar Output, Offset Binary Coding Digital Input MSB LSB ±5 V Output Range 1111 1111 1111 1111 +2 × REFIN × (32,767/32,768) 1111 1111 1111 1110 +2 × REFIN × (32,766/32,768) ...
Page 22
AD5724/AD5734/AD5754 Ideal Output Voltage to Input Code Relationship—AD5734 Table 10. Bipolar Output, Offset Binary Coding Digital Input MSB LSB 11 1111 1111 1111 11 1111 1111 1110 … … … … 10 0000 0000 0001 10 0000 0000 0000 01 ...
Page 23
Ideal Output Voltage to Input Code Relationship—AD5724 Table 13. Bipolar Output, Offset Binary Coding Digital Input MSB LSB ±5 V Output Range 1111 1111 1111 +2 × REFIN × (2047/2048) 1111 1111 1110 +2 × REFIN × (2046/2048) … … ...
Page 24
AD5724/AD5734/AD5754 INPUT SHIFT REGISTER The input shift register is 24 bits wide and consists of a read/write bit ( reserved bit (zero) that must always be set to 0, three register select bits (REG0, REG1, REG2), three ...
Page 25
OUTPUT RANGE SELECT REGISTER The output range select register is addressed by setting the three REG bits to 001. The DAC address bits select the DAC channel and the range bits (R2, R1, R0) select the required output range (see ...
Page 26
AD5724/AD5734/AD5754 POWER CONTROL REGISTER The power control register is addressed by setting the three REG bits to 010. This register allows the user to control and determine the power and thermal status of the AD5724/AD5734/AD5754. The power control register options ...
Page 27
FEATURES ANALOG OUTPUT CONTROL In many industrial process control applications vital that the output voltage be controlled during power-up. When the supply voltages change during power-up, the V OUT via a low impedance path (approximately 4 kΩ). To ...
Page 28
AD5724/AD5734/AD5754 APPLICATIONS INFORMATION +5 V/±5 V OPERATION When operating from a single +5 V supply or a dual ±5 V supply, an output range ± not achievable because sufficient headroom for the output amplifier ...
Page 29
Reference output voltage noise needs to be considered in high accuracy applications that have relatively low noise budgets important to choose a reference with as low an output noise voltage as practical for the required system resolution. ...
Page 30
... Figure 45. 24-Lead Thin Shrink Small Outline Package, Exposed Pad [TSSOP_EP] ORDERING GUIDE Model 1 Resolution (Bits) AD5724AREZ 12 AD5724AREZ-REEL7 12 AD5734AREZ 14 AD5734AREZ-REEL7 14 AD5754AREZ 16 AD5754AREZ-REEL7 16 AD5754BREZ 16 AD5754BREZ-REEL7 RoHS Compliant Part. 1 5.02 5.00 4.95 13 4.50 EXPOSED 4.40 PAD (Pins Up) 4.30 6.40 BSC 12 BOTTOM VIEW 1.05 1.00 8° ...
Page 31
NOTES AD5724/AD5734/AD5754 Rev Page ...
Page 32
AD5724/AD5734/AD5754 NOTES ©2008–2011 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D06468-0-3/11(C) Rev Page ...