ISL96017UIRT8Z Intersil, ISL96017UIRT8Z Datasheet
ISL96017UIRT8Z
Specifications of ISL96017UIRT8Z
Available stocks
Related parts for ISL96017UIRT8Z
ISL96017UIRT8Z Summary of contents
Page 1
... PART NUMBER PART MARKING ISL96017WIRT8Z* (Note) 96017WIZ ISL96017UIRT8Z* (Note) 96017UIZ *Add "-TK" suffix for 1000 units tape and reel. NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020 ...
Page 2
Block Diagram SDA SCL WP Pin Descriptions PIN SYMBOL 1 RH “High” terminal of the DCP 2 RW “Wiper” terminal of the DCP 3 RL “Low” terminal of the DCP 4 VDD Power supply 5 GND Ground 6 SDA Open ...
Page 3
Absolute Maximum Ratings Storage Temperature .-65°C to 150°C Note: All Voltages with Respect to GND Voltage at ...
Page 4
Electrical Specifications Over recommended operating conditions unless otherwise stated. All voltages with respect to GND. (Continued) SYMBOL PARAMETER DCP IN RESISTOR MODE (Measurements between RH and RW with RL not connected) R (Note 8) Resistance Offset. 127 TC Resistance Temperature ...
Page 5
Electrical Specifications Over recommended operating conditions unless otherwise stated. All voltages with respect to GND. (Continued) SYMBOL PARAMETER t STOP Condition Hold Time HD:STO t Output Data Hold Time DH t SDA and SCL Rise Time R t SDA and ...
Page 6
Typical Performance Curves 140 T = 25°C 120 100 TAP POSITION (DECIMAL) FIGURE 1. WIPER RESISTANCE vs TAP POSITION FOR 10kΩ (W) 0 25°C 0.15 0.1 0.05 0 ...
Page 7
Principles of Operation This device combines a DCP, 16kbit non-volatile memory, 2 and serial interface providing direct communication between a host and the DCP and memory. DCP Description The DCP has 10kΩ or 50kΩ nominal total resistance ...
Page 8
I C Serial Interface This device supports a bidirectional bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter and the receiving device as the receiver. The device controlling the transfer is ...
Page 9
SCL FROM MASTER SDA OUTPUT FROM TRANSMITTER SDA OUTPUT FROM RECEIVER START FIGURE 7. ACKNOWLEDGE RESPONSE FROM RECEIVER Write Operation A Write operation requires a START condition, followed by a valid Identification Byte, a valid Address Byte, one or more ...
Page 10
S SIGNALS FROM T THE MASTER SIGNAL AT SDA SIGNALS FROM THE SLAVE S SIGNALS T FROM THE A SLAVE MASTER R ADDRESS WITH T R/Wb=0 SIGNAL AT SDA ...
Page 11
... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...