ISL95711WIU10Z Intersil, ISL95711WIU10Z Datasheet
ISL95711WIU10Z
Specifications of ISL95711WIU10Z
Available stocks
Related parts for ISL95711WIU10Z
ISL95711WIU10Z Summary of contents
Page 1
... Ordering Information PART NUMBER (Notes 1, 2) PART MARKING ISL95711WIU10Z AKO ISL95711UIU10Z AKQ NOTES: 1. Add “-T” suffix for tape and reel. 2. Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020 ...
Page 2
Block Diagram V GND CC SDA R H SCL CONTROL R AND W A1 MEMORY SIMPLE BLOCK DIAGRAM Pin Descriptions PIN NUMBER SYMBOL 1 SDA Open drain Data I/O for Negative supply voltage ...
Page 3
Absolute Maximum Ratings Temperature under bias . . . . . . . . . . . . . . . . . . . . . .-65°C to +135°C Storage temperature . . . . . . . . ...
Page 4
Operating Specifications Over the recommended operating conditions unless otherwise specified. SYMBOL PARAMETER I V supply current, volatile write/read f CC1 supply current, volatile write/read V supply current, non volatile write CC2 supply ...
Page 5
Operating Specifications Over the recommended operating conditions unless otherwise specified. (Continued) SYMBOL PARAMETER t START condition hold time HD:STA t Input data setup time SU:DAT t Input data hold time HD:DAT t STOP condition setup time SU:STO t STOP condition ...
Page 6
SDA vs SCL Timing SCL t SU:STA t HD:STA SDA (INPUT TIMING) SDA (OUTPUT TIMING) A0, A1 Pin Timing START SCL SDA IN t SU:A A0, A1 Test Circuit TEST POINT R W FORCE CURRENT Pin Descriptions Potentiometer Pins R ...
Page 7
Typical Performance Curves 120 Irw=0.6mA 100 TAP POSITION (DECIMAL) FIGURE 1. WIPER RESISTANCE vs TAP POSITION [I(RW for 10kΩ (W) CC TOTAL 0.2 Vrh=5.5V, Vrl=-5.5V 0.1 0 ...
Page 8
Typical Performance Curves 0.1 T=25ºC Vcc=2.7V, V-=-2.7V 0.05 0 -0.05 Vcc=5.5V, V-=-5.5V -0 TAP POSITION (DECIMAL) FIGURE 7. DNL vs TAP POSITION IN RHEOSTAT MODE FOR 10kΩ (W) 1 Idcp= 0.57mA 0.5 0 Idcp= 1.16mA -0.5 ...
Page 9
Typical Performance Curves FIGURE 13. WIPER MOVEMENT Principles of Operation The ISL95711 is an integrated circuit incorporating one DCP with it’s associated register, non-volatile memory, and the serial interface providing direct communication between a host and the ...
Page 10
The Access Control Register (ACR) determines which byte at address 00h is accessed (IVR or WR). The volatile ACR must be set as follows: When the ACR is all zeroes, which is the default at power-up: • A read operation ...
Page 11
Data Protection A STOP condition acts as a protection of non-volatile memory. A valid Identification Byte, Address Byte, and total number of SCL pulses act as a protection of both volatile and non-volatile registers. During a Write sequence, the Data ...
Page 12
S SIGNALS T FROM THE A IDENTIFICATION MASTER R BYTE WITH T R/W SIGNAL AT SDA SIGNALS FROM THE SLAVE Communicating with the ISL95711 There are 3 register addresses in ...
Page 13
... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...