AD5241BRUZ100 Analog Devices Inc, AD5241BRUZ100 Datasheet
![IC DGTL POT 256POS 14-TSSOP](/photos/6/60/66047/ru-14_sml.jpg)
AD5241BRUZ100
Specifications of AD5241BRUZ100
Related parts for AD5241BRUZ100
AD5241BRUZ100 Summary of contents
Page 1
FEATURES 256 positions 10 kΩ, 100 kΩ, 1 MΩ Low temperature coefficient: 30 ppm/°C Internal power on midscale preset Single-supply 2 5 dual-supply ±2.7 V for ac or bipolar operation 2 I C-compatible interface with readback ...
Page 2
AD5241/AD5242 TABLE OF CONTENTS Features .............................................................................................. 1 Applications ....................................................................................... 1 Functional Block Diagram .............................................................. 1 General Description ......................................................................... 1 Revision History ............................................................................... 2 Specifications ..................................................................................... 3 10 kΩ, 100 kΩ, 1 MΩ Version .................................................... 3 Timing Diagrams .......................................................................... 5 Absolute ...
Page 3
SPECIFICATIONS 10 kΩ, 100 kΩ, 1 MΩ VERSION −40°C < Table 1. Parameter DC CHARACTERISTICS, RHEOSTAT MODE (SPECIFICATIONS APPLY TO ...
Page 4
AD5241/AD5242 Parameter DYNAMIC CHARACTERISTICS −3 dB Bandwidth Total Harmonic Distortion V Settling Time W Resistor Noise Voltage INTERFACE TIMING CHARACTERISTICS 5, 9 (APPLIES TO ALL PARTS ) SCL Clock Frequency Bus Free Time Between Stop and Start, ...
Page 5
TIMING DIAGRAMS SDA t 1 SCL Data of AD5241/AD5242 is accepted from the I Table AD1 AD0 Slave Address Byte where start condition P = stop ...
Page 6
AD5241/AD5242 ABSOLUTE MAXIMUM RATINGS T = 25°C, unless otherwise noted. A Table 3. Parameter V to GND GND GND ...
Page 7
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS AD5241 TOP VIEW DD (Not to Scale) SHDN 5 10 DGND SCL 6 9 AD1 SDA ...
Page 8
AD5241/AD5242 TYPICAL PERFORMANCE CHARACTERISTICS 1.0 0 +2.7V/ –0 +5.5V/0V, ±2. –1 128 160 CODE (Decimal) Figure 8. RDNL vs. Code 1 +2.7V/0V ...
Page 9
TEMPERATURE (°C) Figure 14. Shutdown Current vs. Temperature 10MΩ VERSION 50 10kΩ VERSION 40 100kΩ VERSION –10 –20 – ...
Page 10
AD5241/AD5242 6 0xFF 0 0x80 –6 0x40 –12 0x20 –18 0x10 –24 0x08 –30 0x04 –36 0x02 –42 0x01 –48 –54 100 1k FREQUENCY (Hz) Figure 20. AD5242 100 kΩ Gain vs. Frequency vs. Code –12 –18 –24 –30 –36 ...
Page 11
TEST CIRCUITS Figure 22 to Figure 30 define the test conditions used in the product specifications table. DUT LSB = V+/ Figure 22. Potentiometer Divider Nonlinearity Error (INL, DNL) NO ...
Page 12
AD5241/AD5242 THEORY OF OPERATION The AD5241/AD5242 provide a single-/dual-channel, 256- position digitally controlled variable resistor (VR) device. The terms VR, RDAC, and programmable resistor are commonly used interchangeably to refer to digital potentiometer. To program the VR settings, refer to ...
Page 13
The typical distribution of the nominal resistance R channel to channel matches within ±1% for AD5242. Device- to-device matching is process lot dependent, and it is possible to have ±30% variation. Because the resistance element is processed in thin film ...
Page 14
AD5241/AD5242 4. Unlike the write mode, the data byte follows immediately after the acknowledgment of the slave address byte in Frame 2 read mode. Data is transmitted over the serial bus in sequences of nine clock pulses (slightly different from ...
Page 15
ADDITIONAL PROGRAMMABLE LOGIC OUTPUT The AD5241/AD5242 feature additional programmable logic outputs, O and O , that can be used to drive digital load, analog 1 2 switches, and logic gates. They can also be used as a self-contained shutdown preset ...
Page 16
AD5241/AD5242 OUTLINE DIMENSIONS 4.50 4.40 4.30 PIN 1 1.05 1.00 0.80 0.15 0.05 COPLANARITY 0.10 4.00 (0.1575) 3.80 (0.1496) 0.25 (0.0098) 0.10 (0.0039) COPLANARITY 0.10 5.10 5.00 4. 6.40 BSC 1 7 0.65 BSC 1.20 0.20 MAX 0.09 ...
Page 17
BSC 4. PIN 1 1.20 MAX 0.15 0.20 0.05 0.09 0.30 0.65 0.19 SEATING BSC PLANE COPLANARITY 0.10 COMPLIANT TO JEDEC STANDARDS MO-153-AB Figure 40. 16-Lead Thin Shrink Small Outline ...
Page 18
... AD5241/AD5242 ORDERING GUIDE 1, 2 Model No. of Channels AD5241BR10 1 AD5241BR10-REEL7 1 AD5241BRZ10 1 AD5241BRZ10-RL7 1 AD5241BRU10 1 AD5241BRU10-REEL7 1 AD5241BRUZ10 1 AD5241BRUZ10-R7 1 AD5241BR100 1 AD5241BR100-REEL7 1 AD5241BRZ100 1 AD5241BRZ100-RL7 1 AD5241BRU100 1 AD5241BRU100-REEL7 1 AD5241BRUZ100 1 AD5241BRUZ100-R7 1 AD5241BR1M 1 AD5241BRZ1M 1 AD5241BRZ1M-REEL 1 AD5241BRU1M 1 AD5241BRU1M-REEL7 1 AD5241BRUZ1M 1 AD5241BRUZ1M-R7 1 AD5242BR10 2 AD5242BR10-REEL7 2 AD5242BRZ10 2 AD5242BRZ10-REEL7 2 AD5242BRU10 2 AD5242BRU10-REEL7 2 AD5242BRUZ10 2 AD5242BRUZ10-RL7 2 AD5242BR100 2 AD5242BR100-REEL7 2 AD5242BRZ100 ...
Page 19
NOTES Rev Page AD5241/AD5242 ...
Page 20
AD5241/AD5242 NOTES ©2001–2009 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D00926-0-12/09(C) Rev Page ...