MCP4642-104E/UN Microchip Technology, MCP4642-104E/UN Datasheet - Page 61
![IC DGTL POT 100K 256TAPS 10-MSOP](/photos/6/59/65940/c04-021-msop_sml.jpg)
MCP4642-104E/UN
Manufacturer Part Number
MCP4642-104E/UN
Description
IC DGTL POT 100K 256TAPS 10-MSOP
Manufacturer
Microchip Technology
Datasheet
1.MCP4541T-502EMF.pdf
(92 pages)
Specifications of MCP4642-104E/UN
Package / Case
10-MSOP, Micro10™, 10-uMAX, 10-uSOP
Taps
129
Resistance (ohms)
100K
Number Of Circuits
2
Temperature Coefficient
150 ppm/°C Typical
Memory Type
Non-Volatile
Interface
I²C, 2-Wire Serial
Voltage - Supply
2.7 V ~ 5.5 V
Operating Temperature
-40°C ~ 125°C
Mounting Type
Surface Mount
Resistance In Ohms
100K
Number Of Pots
Dual
Taps Per Pot
128
Resistance
100 KOhms
Wiper Memory
Non Volatile
Digital Interface
Serial (2-Wire, I2C)
Operating Supply Voltage
2.5 V or 3.3 V or 5 V
Supply Current
0.0025 mA (Typ)
Maximum Operating Temperature
+ 125 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Supply Voltage (max)
5.5 V
Supply Voltage (min)
1.8 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MCP4642-104E/UN
Manufacturer:
Microchip
Quantity:
2 274
FIGURE 7-4:
FIGURE 7-5:
© 2008 Microchip Technology Inc.
S
Note 1: Master Device is responsible for A / A signal. If a A signal occurs, the MCP45XX/46XX will
Note 1: Master Device is responsible for A / A signal. If a A signal occurs, the MCP45XX/46XX will
0 1 0
0 1 0
Fixed
Address
S
2: The Master Device will Not Acknowledge, and the MCP45XX/46XX will release the bus so the
3: The MCP45xx/46xx retains the last “Device Memory Address” that it has received. This is the
4: The Device Memory Address pointer defaults to 00h on POR and BOR conditions.
2: The Master Device will Not Acknowledge, and the MCP45XX/46XX will release the bus so the
3: The MCP45XX/46XX retains the last “Device Memory Address” that it has received. This is
0 1 0
Control Byte
Fixed
Address
abort this transfer and release the bus.
Master Device can generate a Stop or Repeated Start condition.
MCP45XX/46XX does not “corrupt” the “Device Memory Address” after Repeated Start or
Stop conditions.
abort this transfer and release the bus.
Master Device can generate a Stop or Repeated Start condition.
the MCP45XX/46XX does not “corrupt” the “Device Memory Address” after Repeated Start or
Stop conditions.
Control Byte
1
I
Control Byte
1
I
2
2
C Read (Last Memory Address Accessed).
C Random Read.
A2 A1 A0 1 A
Variable
Address
A2 A1 A0 1
1
A2 A1 A0 0
Variable
Address
Read bit
Read bit
A
Write bit
0
0
A
0
0
AD AD AD AD
3
MCP454X/456X/464X/466X
0
Device
Memory
Address
0
2
READ Command
0
0
1
0
0
0
0
0
Command
1
0 D8 A
0 D8 A
1
Read bits
x X A Sr
Read bits
1
1
D7 D6 D5 D4
Read Data bits
D7 D6 D5 D4
Read Data bits
Repeated Start bit
D3
D3
D2 D1 D0 A
D2 D1 D0 A
DS22107A-page 61
STOP bit
STOP bit
2
2
P
P