AD7856AR-REEL7 Analog Devices Inc, AD7856AR-REEL7 Datasheet - Page 23

• Manufacturer Part Number: AD7856AR-REEL7
• Description: IC ADC 14BIT 8CH 5V 24-SOIC
• Manufacturer: Analog Devices Inc

Specifications of AD7856AR-REEL7

• Rohs Status: RoHS non-compliant
• Number Of Bits: 14
• Sampling Rate (per Second): 285k
• Data Interface: 8051, QSPI™, Serial, SPI™ µP
• Number Of Converters: 2
• Power Dissipation (max): 89.25mW
• Voltage Supply Source: Analog and Digital
• Operating Temperature: -40°C ~ 105°C
• Mounting Type: Surface Mount
• Package / Case: 24-SOIC (0.300", 7.50mm Width)

required to reduced the offset and gain errors to at least the 14-
bit level. There will never be any need to perform more than
three system (offset + gain) calibrations.
The zero scale error is adjusted for an offset calibration and the
positive full-scale error is adjusted for a gain calibration.
System Calibration Timing
The calibration timing diagram in Figure 29 is for a full system
calibration where the falling edge of CAL initiates an internal
reset before starting a calibration (note that if the part is in power-
down mode, the CAL pulsewidth must take account of the power-up
time). For software calibrations with power-down modes, see
note in Power-Up Times section. If a full system calibration is
to be performed in software it is easier to perform separate gain
and offset calibrations so that the CONVST bit in the control
register does not have to be programmed in the middle of the
system calibration sequence. The rising edge of CAL starts
calibration of the internal DAC and causes the BUSY line to go
high. If the control register is set for a full system calibration,
the CONVST must be used also. The full-scale system voltage
should be applied to the analog input pins from the start of
calibration. The BUSY line will go low once the DAC and Sys-
tem Gain Calibration are complete. Next the system offset volt-
age is applied to the AIN pin for a minimum setup time (t
of 100 ns before the rising edge of the CONVST and remains
until the BUSY signal goes low. The rising edge of the CONVST
starts the system offset calibration section of the full system
calibration and also causes the BUSY signal to go high. The
BUSY signal will go low after a time t
sequence is complete. In some applications not all the input
channels may be used. In this case it may be useful to dedicate
two input channels for the system calibration, one which has the
system offset voltage applied to it, and one which has the system
full scale voltage applied to it. When a system offset or gain
calibration is performed, the channel selected should correspond
to the system offset or system full-scale voltage channel.
The timing for a system (gain + offset) calibration is very similar
to that of Figure 29 the only difference being that the time t
will be replaced by a shorter time of the order of t
internal DAC will not be calibrated. The BUSY signal will
signify when the gain calibration is finished and when the part is
ready for the offset calibration.
The timing diagram for a system offset or system gain calibra-
tion is shown in Figure 30. Here again the CAL is pulsed and
the rising edge of the CAL initiates the calibration sequence (or
the calibration can be initiated in software by writing to the
control register). The rising edge of the CAL causes the BUSY
REV. A
Figure 29. Timing Diagram for Full System Calibration
CONVST (I/P)
BUSY (O/P)
CAL (I/P)
AIN (I/P)
t
1
V
t
t
t
SYSTEM FULL SCALE
1
15
CAL2
t
= 100ns MIN,
15
= 2.5
= 27798
t
CLKIN
t
CAL1
t
CLKIN
MAX,
t
16
t
= 2.5
SETUP
t
CAL2
CAL1
t
CLKIN
= 222228
when the calibration
MAX,
t
V
CLKIN
CAL2
t
OFFSET
16
t
CAL2
MAX,
as the
SETUP
CAL1
)
–23–
line to go high and it will stay high until the calibration sequence is
finished. The analog input should be set at the correct level for a
minimum setup time (t
CAL and stay at the correct level until the BUSY signal goes low.
SERIAL INTERFACE SUMMARY
Table IX details the two interface modes and the serial clock
edges from which the data is clocked out by the AD7856
(DOUT Edge) and that the data is latched in on (DIN Edge).
In both interface Modes 1, and 2 the SYNC is gated with the
SCLK. Thus the falling edge of SYNC may clock out the MSB
of data. Subsequent bits will be clocked out by the Serial Clock,
SCLK. The condition for the falling edge of SYNC clocking out
the MSB of data is as follows:
The falling edge of SYNC will clock out the MSB if the serial clock
is low when the SYNC goes low.
If this condition is not the case, the SCLK will clock out the
MSB. If a noncontinuous SCLK is used, it should idle high.
Interface Mode
1, 2
Resetting the Serial Interface
When writing to the part via the DIN line there is the possibility
of writing data into the incorrect registers, such as the test regis-
ter for instance, or writing the incorrect data and corrupting the
serial interface. The SYNC pin acts as a reset. Bringing the
SYNC pin high resets the internal shift register. The first data
bit after the next SYNC falling edge will now be the first bit of a
new 16-bit transfer. It is also possible that the test register con-
tents were altered when the interface was lost. Therefore, once
the serial interface is reset it may be necessary to write the 16-bit
word 0100 0000 0000 0010 to restore the test register to its
default value. Now the part and serial interface are completely
reset. It is always useful to retain the ability to program the
SYNC line from a port of the Controller/DSP to have the abil-
ity to reset the serial interface.
Table X summarizes the interface modes provided by the
AD7856. It also outlines the various P/ C to which the par-
ticular interface is suited.
Interface Mode 1 may only be set by programming the control
register (See section on Control Register).
Some of the more popular Processors, Controllers, and DSP
machines that the AD7856 will interface to directly are men-
tioned here. This does not cover all Cs, Ps and DSPs. A more
detailed timing description on each of the interface modes follows.
Figure 30. Timing Diagram for System Gain or System
Offset Calibration
BUSY (O/P)
CAL (I/P)
AIN (I/P)
Table IX. SCLK Active Edges
t
1
t
SETUP
SETUP
t
DOUT Edge
SCLK
15
V
SYSTEM FULL SCALE
) of 100 ns before the rising edge of
t
CAL2
OR V
SYSTEM OFFSET
AD7856
DIN Edge
SCLK