AD7476ABRM Analog Devices Inc, AD7476ABRM Datasheet
AD7476ABRM
Specifications of AD7476ABRM
Available stocks
Related parts for AD7476ABRM
AD7476ABRM Summary of contents
Page 1
FEATURES Fast throughput rate: 1 MSPS Specified for Low power 3 MSPS with 3 V supplies 12 MSPS with 5 V supplies Wide input bandwidth 71 ...
Page 2
AD7476A/AD7477A/AD7478A TABLE OF CONTENTS Features .............................................................................................. 1 Applications ....................................................................................... 1 Functional Block Diagram .............................................................. 1 General Description ......................................................................... 1 Product Highlights ........................................................................... 1 Revision History ............................................................................... 2 Specifications ..................................................................................... 3 AD7476A Specifications .............................................................. 3 AD7477A Specifications .............................................................. 5 AD7478A Specifications ...
Page 3
SPECIFICATIONS AD7476A SPECIFICATIONS MHz SCLK Table 1. Parameter DYNAMIC PERFORMANCE Signal-to-Noise + Distortion (SINAD) 3 Signal-to-Noise Ratio (SNR) 3 Total Harmonic Distortion (THD) 3 Peak Harmonic or Spurious ...
Page 4
AD7476A/AD7477A/AD7478A Parameter LOGIC OUTPUTS Output High Voltage Output Low Voltage Floating-State Leakage Current Floating-State Output Capacitance 6 Output Coding CONVERSION RATE Conversion Time Track-and-Hold Acquisition Time 3 Throughput Rate POWER REQUIREMENTS Normal ...
Page 5
AD7477A SPECIFICATIONS MHz SCLK Table 2. Parameter DYNAMIC PERFORMANCE Signal-to-Noise + Distortion (SINAD) 3 Total Harmonic Distortion (THD) 3 Peak Harmonic or Spurious Noise (SFDR) Intermodulation Distortion (IMD) ...
Page 6
AD7476A/AD7477A/AD7478A Parameter POWER REQUIREMENTS Normal Mode (Static) Normal Mode (Operational) Full Power-Down Mode (Static) Full Power-Down Mode (Dynamic) Power Dissipation 6 Normal Mode (Operational) Full Power-Down Mode Temperature range is from –40°C to +85° ...
Page 7
Parameter LOGIC INPUTS Input High Voltage, V INH Input Low Voltage, V INL Input Current SCLK Pin Pin Input Current Input Capacitance LOGIC OUTPUTS Output High Voltage Output ...
Page 8
AD7476A/AD7477A/AD7478A TIMING SPECIFICATIONS MIN MAX Table 4. Parameter Limit MIN MAX SCLK × t CONVERT ...
Page 9
Timing Diagrams 200 µ OUTPUT PIN C L 50pF 200 µ Figure 2. Load Circuit for Digital Output Timing Specifications Timing Example 1 Having MHz and a throughput of 1 ...
Page 10
AD7476A/AD7477A/AD7478A ABSOLUTE MAXIMUM RATINGS T = 25°C, unless otherwise noted Table 5. Parameter V to GND DD Analog Input Voltage to GND Digital Input Voltage to GND Digital Output Voltage to GND Input Current to Any Pin Except ...
Page 11
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS AD7476A/ AD7477A/ SDATA GND 2 5 AD7478A SCLK IN TOP VIEW (Not to Scale) Figure 5. 6-Lead SC70 Pin Configuration Table 6. Pin Function Descriptions Mnemonic Description ...
Page 12
AD7476A/AD7477A/AD7478A TYPICAL PERFORMANCE CHARACTERISTICS Figure 7, Figure 8, and Figure 9 each show a typical FFT plot for the AD7476A, AD7477A, and AD7478A, respectively MSPS sample rate and 100 kHz input frequency. Figure 10 shows the signal-to-(noise ...
Page 13
V = 2.35V 0.8 DD TEMP = 25°C f 0.6 SAMPLE 0.4 0.2 0 –0.2 –0.4 –0.6 –0.8 –1.0 0 512 1024 1536 2048 2560 3072 CODE Figure 11. AD7476A INL Performance 1 0.8 TEMP = 25°C ...
Page 14
AD7476A/AD7477A/AD7478A TERMINOLOGY Integral Nonlinearity (INL) INL is the maximum deviation from a straight line passing through the endpoints of the ADC transfer function. For the AD7476A/AD7477A/AD7478A, the endpoints of the transfer function are zero scale (1 LSB below the first ...
Page 15
THEORY OF OPERATION CIRCUIT INFORMATION The AD7476A/AD7477A/AD7478A are fast, micropower, 12-/10-/8-bit, single-supply analog-to-digital converters (ADCs), respectively. The parts can be operated from a 2. 5.25 V supply. When operated from either supply ...
Page 16
AD7476A/AD7477A/AD7478A TYPICAL CONNECTION DIAGRAM Figure 18 shows a typical connection diagram for the AD7476A/ AD7477A/AD7478A taken internally from V REF such, V should be well decoupled. This provides an analog DD input range ...
Page 17
Table 8 provides typical performance data with various op amps used as the input buffer for a 100 kHz input tone at room temperature under the same setup conditions. Table 8. AD7476A Typical Performance with Various Input Buffers ...
Page 18
AD7476A/AD7477A/AD7478A MODES OF OPERATION The modes of operation for the AD7476A/AD7477A/AD7478A are selected by controlling the (logic) state of the CS signal during a conversion. There are two possible modes of operation: normal and power-down. The point at which CS ...
Page 19
CS SCLK SDATA CS SCLK SDATA THE PART BEGINS TO POWER SCLK SDATA When power supplies are first applied to the AD7476A/AD7477A/ AD7478A, the ADC can power up in either the power-down or normal modes. Because ...
Page 20
AD7476A/AD7477A/AD7478A POWER VS. THROUGHPUT RATE By using the power-down mode on the AD7476A/AD7477A/ AD7478A when not converting, the average power consump- tion of the ADC decreases at lower throughput rates. Figure 23 shows that as the throughput rate is reduced, ...
Page 21
SERIAL INTERFACE Figure 24, Figure 25, and Figure 26 show the detailed timing diagrams for serial interfacing to the AD7476A, AD7477A, and AD7478A, respectively. The serial clock provides the conversion clock and also controls the transfer of information from the ...
Page 22
AD7476A/AD7477A/AD7478A CS going low clocks out the first leading zero to be read in by the microcontroller or DSP. The remaining data is then clocked out by subsequent SCLK falling edges beginning with the second leading zero. Thus, the first ...
Page 23
MICROPROCESSOR INTERFACING The serial interface on the AD7476A/AD7477A/AD7478A allows the part to be directly connected to a range of different microprocessors. This section explains how to interface the AD7476A/AD7477A/AD7478A with some of the more common microcontroller and DSP serial interface ...
Page 24
AD7476A/AD7477A/AD7478A To implement the power-down mode, set SLEN to 0111 to issue an 8-bit SCLK burst. The connection diagram is shown in Figure 29. The ADSP-218x has the TFS and RFS of the SPORT tied together, with TFS set as ...
Page 25
APPLICATION HINTS GROUNDING AND LAYOUT Design the printed circuit board that houses the AD7476A/ AD7477A/AD7478A such that the analog and digital sections are separated and confined to certain areas of the board. This facilitates the use of ground planes that ...
Page 26
... AD7476ABRM –40°C to +85°C AD7476ABRM-REEL –40°C to +85°C AD7476ABRM-REEL7 –40°C to +85°C AD7476ABRMZ –40°C to +85°C AD7476ABRMZ-REEL –40°C to +85°C AD7476ABRMZ-REEL7 –40°C to +85°C AD7476AWYRMZ –40°C to +125°C AD7476AWYRMZ-RL7 –40°C to +125°C AD7476AYKSZ-500RL7 – ...
Page 27
Model Temperature Range AD7478AARMZ-REEL –40°C to +85°C AD7478AARMZ-REEL7 –40°C to +85°C AD7478AWARMZ –40°C to +85°C AD7478AWARMZ-RL –40°C to +85°C EVAL-AD7476ACBZ EVAL-CONTROL BRD2 Z = RoHS Compliant Part Qualified for Automotive Applications. 3 ...
Page 28
AD7476A/AD7477A/AD7478A NOTES ©2002–2011 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D02930-0-1/11(F) Rev Page ...