AD7927BRUZ Analog Devices Inc, AD7927BRUZ Datasheet - Page 20

• Manufacturer Part Number: AD7927BRUZ
• Description: IC ADC 12BIT 8CH 200KSPS 20TSSOP
• Manufacturer: Analog Devices Inc

Specifications of AD7927BRUZ

• Data Interface: DSP, MICROWIRE™, QSPI™, Serial, SPI™
• Number Of Bits: 12
• Sampling Rate (per Second): 200k
• Number Of Converters: 1
• Power Dissipation (max): 7.5mW
• Voltage Supply Source: Single Supply
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 20-TSSOP (0.173", 4.40mm Width)
• Resolution (bits): 12bit
• Sampling Rate: 200kSPS
• Input Channel Type: Single Ended
• Supply Voltage Range - Analog: 2.7V To 5.25V
• Supply Current: 1.5mA
• Number Of Elements: 1
• Resolution: 12Bit
• Architecture: SAR
• Sample Rate: 200KSPS
• Input Polarity: Unipolar
• Input Type: Voltage
• Rated Input Volt: 2.5/5V
• Differential Input: No
• Power Supply Requirement: Analog and Digital
• Single Supply Voltage (typ): 3/5V
• Single Supply Voltage (min): 2.7V
• Single Supply Voltage (max): 5.25V
• Dual Supply Voltage (typ): Not RequiredV
• Dual Supply Voltage (min): Not RequiredV
• Dual Supply Voltage (max): Not RequiredV
• Power Dissipation: 7.5mW
• Differential Linearity Error: -0.9LSB/1.5LSB
• Integral Nonlinearity Error: ±1LSB
• Operating Temp Range: -40C to 85C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 20
• Package Type: TSSOP
• Input Signal Type: Single-Ended
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: EVAL-AD7927CBZ - BOARD EVALUATION FOR AD7927
• Lead Free Status / Rohs Status: Compliant

AD7927
AUTO SHUTDOWN (PM1 = 0, PM0 = 1)
In this mode, the AD7927 automatically enters shutdown at the
end of each conversion when the control register is updated.
When the part is in shutdown, the track-and-hold is in hold
mode. Figure 23 shows the general diagram of the operation
of the AD7927 in this mode. In shutdown mode all internal
circuitry on the AD7927 is powered down. The part retains
information in the control register during shutdown. The AD7927
remains in shutdown until the next CS falling edge it receives.
On this CS falling edge, the track-and-hold that was in hold
while the part was in shutdown returns to track. Wake-up time
from auto shutdown is 1 μs maximum, and the user should
ensure that 1 μs has elapsed before attempting a valid conversion.
When running the AD7927 with a 20 MHz clock, one dummy
16 SCLK transfer should be sufficient to ensure the part is fully
powered up. During this dummy transfer, the contents of the
control register should remain unchanged; therefore, the
WRITE bit should be 0 on the DIN line.
DOUT
SCLK
DIN
CS
CONTROL REGISTER IS LOADED ON THE
FIRST 12 CLOCKS, PM1 = 0, PM0 = 1
CHANNEL IDENTIFIER BITS + CONVERSION RESU LT
DATA IN TO CONTROL/SHADOW REGISTER
1
PART ENTERS SHUTDOWN ON CS
RISING EDGE AS PM1 = 0, PM0 = 1
12
16
PART BEGINS TO POWER UP
ON CS FALLING EDGE
Figure 23. Auto Shutdown Mode Operation
CONTROL REGISTER SHOULD NOT
CHANGE, WRITE BIT = 0
1
Rev. A | Page 20 of 28
DUMMY CONVERSION
INVALID DATA
Depending on the SCLK frequency used, this dummy transfer
may affect the achievable throughput rate of the part, with every
other data transfer being a valid conversion result. If, for example,
the maximum SCLK frequency of 20 MHz was used, the auto
shutdown mode could be used at the full throughput rate of
200 kSPS without affecting the throughput rate at all. Only a
portion of the cycle time is taken up by the conversion time and
the dummy transfer for wake-up.
In this mode, the power consumption of the part is greatly
reduced with the part entering shutdown at the end of each
conversion. When the control register is programmed to move
into auto shutdown, it does so at the end of the conversion. The
user can move the ADC in and out of the low power state by
controlling the CS signal.
12
16
PART IS FULLY
POWERED UP
CHANNEL IDENTIFIER BITS + CONVERSION RESU LT
TO KEEP PART IN THIS MODE, LOAD PM1 = 0, PM0 = 1
IN CONTROL REGISTER OR SET WRITE BIT = 0
DATA INTO CONTROL/SHADOW REGISTER
1
PART ENTERS SHUTDOWN ON
CS RISING EDGE AS PM1 = 0, PM0 = 1
12
16