LTC2222IUK Linear Technology, LTC2222IUK Datasheet
LTC2222IUK
Specifications of LTC2222IUK
Available stocks
Related parts for LTC2222IUK
LTC2222IUK Summary of contents
Page 1
... CMOS inputs. An optional clock duty cycle stabilizer al- lows high performance at full speed for a wide range of clock duty cycles. L, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners ...
Page 2
... ORDER INFORMATION LEAD FREE FINISH TAPE AND REEL LTC2222CUK#PBF LTC2222CUK#TRPBF LTC2222IUK#PBF LTC2222IUK#TRPBF LTC2223CUK#PBF LTC2223CUK#TRPBF LTC2223IUK#PBF LTC2223IUK#TRPBF Consult LTC Marketing for parts specifi ed with wider operating temperature ranges. *The temperature grade is identifi label on the shipping container. Consult LTC Marketing for information on non-standard lead based fi nish parts. ...
Page 3
ELECTRICAL CHARACTERISTICS temperature range, otherwise specifi cations are at T PARAMETER CONDITIONS Resolution (No Missing Codes) Integral Linearity Error (Note 5) Differential Analog Input Differential Linearity Error Differential Analog Input Integral Linearity Error (Note 5) Single-Ended Analog Input Differential Linearity ...
Page 4
LTC2222/LTC2223 DYNAMIC ACCURACY = 25°C. A otherwise specifi cations are SYMBOL PARAMETER SNR Signal-to-Noise Ratio SFDR Spurious Free Dynamic Range SFDR Spurious Free Dynamic Range 4th Harmonic or Higher S/(N+D) Signal-to-Noise Plus Distortion Ratio IMD Intermodulation Distortion ...
Page 5
DIGITAL INPUTS AND DIGITAL OUTPUTS full operating temperature range, otherwise specifi cations are at T SYMBOL PARAMETER + – Encode Inputs (ENC , ENC ) V Differential Input Voltage ID V Common Mode Input Voltage ICM R Input Resistance IN ...
Page 6
LTC2222/LTC2223 TIMING CHARACTERISTICS range, otherwise specifi cations are SYMBOL PARAMETER f Sampling Frequency S t ENC Low Time L t ENC High Time H t Sample-and-Hold Aperture Delay AP t ENC to DATA Delay D t ENC ...
Page 7
TYPICAL PERFORMANCE CHARACTERISTICS LTC2222: INL, 2V Range 1.0 0.8 0.6 0.4 0.2 0 –0.2 –0.4 –0.6 –0.8 –1.0 0 1024 2048 3072 4096 OUTPUT CODE 22223 G01 LTC2222: SNR vs Input Frequency, –1dB, 1V Range ...
Page 8
LTC2222/LTC2223 TYPICAL PERFORMANCE CHARACTERISTICS LTC2222: SFDR and SNR vs Sample Rate, 1V Range 30MHz, –1dB IN 100 95 90 SFDR SNR 100 120 SAMPLE RATE (Msps) 22223 ...
Page 9
TYPICAL PERFORMANCE CHARACTERISTICS LTC2222: 8192 Point FFT 70MHz, –1dB, 1V Range IN 0 –10 –20 –30 –40 –50 –60 –70 –80 –90 –100 –110 –120 FREQUENCY (MHz) ...
Page 10
LTC2222/LTC2223 TYPICAL PERFORMANCE CHARACTERISTICS LTC2223: INL, 2V Range 1.0 0.8 0.6 0.4 0.2 0 –0.2 –0.4 –0.6 –0.8 –1.0 0 1024 2048 3072 OUTPUT CODE 22223 G28 LTC2223: SNR vs Input Frequency, –1dB, 1V Range ...
Page 11
TYPICAL PERFORMANCE CHARACTERISTICS LTC2223: SFDR and SNR vs Sample Rate, 1V Range 30MHz, –1dB IN 100 95 90 SFDR SNR 100 SAMPLE RATE (Msps) 22223 ...
Page 12
LTC2222/LTC2223 TYPICAL PERFORMANCE CHARACTERISTICS LTC2223: 8192 Point FFT 70MHz, –1dB, 1V Range IN 0 –10 –20 –30 –40 –50 –60 –70 –80 –90 –100 –110 –120 FREQUENCY (MHz) 22223 G46 ...
Page 13
PIN FUNCTIONS A + (Pin 1): Positive Differential Analog Input – (Pin 2): Negative Differential Analog Input. IN REFHA (Pins 3, 4): ADC High Reference. Bypass to Pins 5, 6 with 0.1μF ceramic chip capacitor, to Pins 9, ...
Page 14
LTC2222/LTC2223 FUNCTIONAL BLOCK DIAGRAM + A IN INPUT FIRST PIPELINED S/H ADC STAGE – 1.6V CM REFERENCE 2.2μF RANGE SELECT REF SENSE BUF TIMING DIAGRAM ANALOG INPUT – ENC + ENC D0-D11, OF CLOCKOUT OE DATA 14 ...
Page 15
APPLICATIONS INFORMATION DYNAMIC PERFORMANCE Signal-to-Noise Plus Distortion Ratio The signal-to-noise plus distortion ratio [S/(N + D)] is the ratio between the RMS amplitude of the fundamen- tal input frequency and the RMS amplitude of all other frequency components at the ...
Page 16
LTC2222/LTC2223 APPLICATIONS INFORMATION CONVERTER OPERATION As shown in Figure 1, the LTC2222/LTC2223 is a CMOS pipelined multistep converter. The converter has fi ve pipe- lined ADC stages; a sampled analog input will result in a digitized value fi ve cycles ...
Page 17
APPLICATIONS INFORMATION During the sample phase when ENC is low, the transistors connect the analog inputs to the sampling capacitors and they charge to, and track the differential input voltage. When ENC transitions from low to high, the sampled input ...
Page 18
LTC2222/LTC2223 APPLICATIONS INFORMATION Figure 4 demonstrates the use of a differential amplifi convert a single ended input signal into a differential input signal. The advantage of this method is that it provides low frequency input response; however, the ...
Page 19
APPLICATIONS INFORMATION HIGH SPEED DIFFERENTIAL AMPLIFIER 25Ω ANALOG + 3pF + INPUT CM – – 25Ω 3pF AMPLIFIER = LTC6600-20, LT1993, ETC. Figure 4. Differential Drive with an Amplifi er 0.1μF 12Ω ANALOG INPUT 0.1μF 25Ω T1 0.1μF 25Ω 12Ω ...
Page 20
LTC2222/LTC2223 APPLICATIONS INFORMATION 0.1μF 4.7nH ANALOG INPUT 0.1μF 25Ω T1 0.1μF 25Ω 4.7nH T1 = MA/COM ETC1-1-13 RESISTORS, CAPACITORS, INDUCTORS ARE 0402 PACKAGE SIZE Figure 8. Recommended Front End Circuit for Input Frequencies Above 500MHz 1. 2.2μF 12k ...
Page 21
APPLICATIONS INFORMATION Input Range The input range can be set based on the application. The 2V input range will provide the best signal-to-noise performance while maintaining excellent SFDR. The 1V input range will have better SFDR performance, but the SNR ...
Page 22
LTC2222/LTC2223 APPLICATIONS INFORMATION The lower limit of the LTC2222/LTC2223 sample rate is determined by droop of the sample-and-hold circuits. The pipelined architecture of this ADC relies on storing analog signals on small valued capacitors. Junction leakage will discharge the capacitors. ...
Page 23
APPLICATIONS INFORMATION Data Format The LTC2222/LTC2223 parallel digital output can be selected for offset binary or 2’s complement format. The format is selected with the MODE pin. Connecting MODE to GND or 1/3V selects offset binary output format. Connecting DD ...
Page 24
LTC2222/LTC2223 APPLICATIONS INFORMATION High quality ceramic bypass capacitors should be used at the REFHA, REFHB, REFLA and REFLB pins as shown in the block diagram on the front page of this ...
Page 25
APPLICATIONS INFORMATION R19 R1* C1 OPT 0.1μF T1* R2 ANALOG 24.9 INPUT J1 C2* R4 24.9 C3 0.1μF R6 0.1μ 1μF 0.1μ 2.2μF 7 ...
Page 26
LTC2222/LTC2223 Layer 1 Component Side Layer 3 Power Plane 26 Silkscreen Top Layer 2 GND Plane Layer 4 Bottom Side 22223fb ...
Page 27
... SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representa- tion that the interconnection of its circuits as described herein will not infringe on existing patent rights. ...
Page 28
... High IIP3: 20dBm at 1.9GHz, Integrated LO Quadrature Generator High IIP3: 21.5dBm at 900MHz, Integrated LO Quadrature Generator High IIP3: 21dBm at 800MHz, Integrated LO Quadrature Generator 4.5V to 5.25V Supply, 25dBm IIP3 at 900MHz 12.5dB, 500Ω Single-Ended RF and LO Ports www.linear.com ● 22223fb LT 0509 REV B • PRINTED IN USA © LINEAR TECHNOLOGY CORPORATION 2004 ...