LTC2220CUP-1#PBF Linear Technology, LTC2220CUP-1#PBF Datasheet - Page 12
![IC ADC 12BIT 185MSPS 64-QFN](/photos/6/62/66253/ltc2220cup-1_pbf_sml.jpg)
LTC2220CUP-1#PBF
Manufacturer Part Number
LTC2220CUP-1#PBF
Description
IC ADC 12BIT 185MSPS 64-QFN
Manufacturer
Linear Technology
Datasheet
1.LTC2220CUPPBF.pdf
(32 pages)
Specifications of LTC2220CUP-1#PBF
Number Of Bits
12
Sampling Rate (per Second)
185M
Data Interface
Parallel
Number Of Converters
1
Power Dissipation (max)
1.18W
Voltage Supply Source
Single Supply
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
64-WFQFN, Exposed Pad
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
PI FU CTIO S
LTC2220/LTC2221
(CMOS Mode)
A
A
REFHA (Pins 5, 6): ADC High Reference. Bypass to
Pins 7, 8 with 0.1µF ceramic chip capacitor, to Pins 11, 12
with a 2.2µF ceramic capacitor and to ground with 1µF
ceramic capacitor.
REFLB (Pins 7, 8): ADC Low Reference. Bypass to Pins 5,
6 with 0.1µF ceramic chip capacitor. Do not connect to
Pins 11, 12.
REFHB (Pins 9, 10): ADC High Reference. Bypass to
Pins 11, 12 with 0.1µF ceramic chip capacitor. Do not
connect to Pins 5, 6.
REFLA (Pins 11, 12): ADC Low Reference. Bypass to
Pins 9, 10 with 0.1µF ceramic chip capacitor, to Pins 5, 6
with a 2.2µF ceramic capacitor and to ground with 1µF
ceramic capacitor.
V
GND with 0.1µF ceramic chip capacitors.
GND (Pins 16, 61, 64): ADC Power Ground.
ENC
positive edge.
ENC
starts on the negative edge. Bypass to ground with 0.1µF
ceramic for single-ended ENCODE signal.
SHDN (Pin 19): Shutdown Mode Selection Pin. Connect-
ing SHDN to GND and OE to GND results in normal
operation with the outputs enabled. Connecting SHDN to
GND and OE to V
outputs at high impedance. Connecting SHDN to V
OE to GND results in nap mode with the outputs at high
impedance. Connecting SHDN to V
results in sleep mode with the outputs at high impedance.
OE (Pin 20): Output Enable Pin. Refer to SHDN pin
function.
12
IN
IN
DD
U
+
–
+
–
(Pins 13, 14, 15, 62, 63): 3.3V Supply. Bypass to
(Pins 1, 2): Positive Differential Analog Input.
(Pins 3, 4): Negative Differential Analog Input.
(Pin 17): Encode Input. Conversion starts on the
(Pin 18): Encode Complement Input. Conversion
U
DD
U
results in normal operation with the
DD
and OE to V
DD
and
DD
DB0 - DB11 (Pins 21, 22, 23, 24, 27, 28, 29, 30, 31, 32,
35, 36): Digital Outputs, B Bus. DB11 is the MSB. At high
impedance in full rate CMOS mode.
OGND (Pins 25, 33, 41, 50): Output Driver Ground.
OV
Output Drivers. Bypass to ground with 0.1µF ceramic chip
capacitor.
OFB (Pin 37): Over/Under Flow Output for B Bus. High
when an over or under flow has occurred. At high imped-
ance in full rate CMOS mode.
CLKOUTB (Pin 38): Data Valid Output for B Bus. In demux
mode with interleaved update, latch B bus data on the
falling edge of CLKOUTB. In demux mode with simulta-
neous update, latch B bus data on the rising edge of
CLKOUTB. This pin does not become high impedance in
full rate CMOS mode.
CLKOUTA (Pin 39): Data Valid Output for A Bus. Latch A
bus data on the falling edge of CLKOUTA.
DA0 - DA11 (Pins 40, 43, 44, 45, 46, 47, 48, 51, 52, 53,
54, 55): Digital Outputs, A Bus. DA11 is the MSB.
OFA (Pin 56): Over/Under Flow Output for A Bus. High
when an over or under flow has occurred.
LVDS (Pin 57): Output Mode Selection Pin. Connecting
LVDS to 0V selects full rate CMOS mode. Connecting
LVDS to 1/3V
neous update. Connecting LVDS to 2/3V
CMOS mode with interleaved update. Connecting LVDS to
V
MODE (Pin 58): Output Format and Clock Duty Cycle
Stabilizer Selection Pin. Connecting MODE to 0V selects
offset binary output format and turns the clock duty cycle
stabilizer off. Connecting MODE to 1/3V
binary output format and turns the clock duty cycle stabi-
lizer on. Connecting MODE to 2/3V
ment output format and turns the clock duty cycle stabi-
lizer on. Connecting MODE to V
output format and turns the clock duty cycle stabilizer off.
DD
DD
selects LVDS mode.
(Pins 26, 34, 42, 49): Positive Supply for the
DD
selects demux CMOS mode with simulta-
DD
selects 2’s complement
DD
selects 2’s comple-
DD
DD
selects demux
selects offset
22201fa