DP8572AV National Semiconductor, DP8572AV Datasheet - Page 5
![IC REAL TIME CLOCK 28PLCC](/photos/6/52/65280/14-28-plcc_sml.jpg)
DP8572AV
Manufacturer Part Number
DP8572AV
Description
IC REAL TIME CLOCK 28PLCC
Manufacturer
National Semiconductor
Type
Clock/Calendar/NVSRAMr
Datasheet
1.DP8572AN.pdf
(22 pages)
Specifications of DP8572AV
Memory Size
44B
Time Format
HH:MM:SS:hh (12/24 hr)
Date Format
YY-MM-DD-dd
Interface
Parallel
Voltage - Supply
4.5 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
28-PLCC
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
*DP8572AV
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DP8572AV
Manufacturer:
NS/国半
Quantity:
20 000
READ TIMING
WRITE TIMING
8572AM Military Version
AC Electrical Characteristics
V
Note 8 Read Strobe width as used in the read timing table is defined as the period when both chip select and read inputs are low Hence read commences when
both signals are low and terminates when either signal returns high
Note 9 Write Strobe width as used in the write timing table is defined as the period when both chip select and write inputs are low Hence write commences when
both signals are low and terminates when either signal returns high
AC Test Conditions
Note 10 C
Note 11 S1
Capacitance
Note 12 This parameter is not 100% tested
Note 13 Output rise and fall times 25 ns max (10%–90%) with 100 pF load
CC
Symbol
t
t
t
t
t
t
t
t
t
t
t
t
Symbol
C
C
AR
RW
CD
RD
DZ
RCH
DS
AW
CW
WW
DW
WCH
Input Pulse Levels
Input Rise and Fall Times
Input and Output
Reference Levels
TRI-STATE Reference
Levels (Note 11)
IN
OUT
e
S1
S1
4 5V and 5 5V V
L
e
e
e
e
GND for active high to high impedance measurements
open for all other timing measurements
100 pF includes jig and scope capacitance
V
CC
Input Capacitance
Output Capacitance
for active low to high impedance measurements
Parameter
Address Valid Prior to Read Strobe
Read Strobe Width (Note 8)
Chip Select to Data Valid Time
Read Strobe to Valid Data
Read or Chip Select to TRI-STATE
Chip Select Hold after Read Strobe
Minimum Inactive Time between Read or Write Accesses
Address Valid before Write Strobe
Chip Select to End of Write Strobe
Write Strobe Width (Note 9)
Data Valid to End of Write Strobe
Chip Select Hold after Write Strobe
(Note 12)
(T
A
BB
e
e
25 C f
3V V
e
PFAIL l
Active High
Active Low
6 ns (10%–90%)
1 MHz)
GND to 3 0V
Typ
5
7
Parameter
1 3V
V
IH
b
a
C
0 5V
0 5V
Units
L
pF
pF
e
100 pF (unless otherwise specified)
5
Min
20
80
50
20
90
80
50
0
0
Max
80
70
60
TL F 9980 – 24
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns