DS1021S-25+T&R Maxim Integrated Products, DS1021S-25+T&R Datasheet
![DELAY PROG 8-BIT .25NS 16-SOIC](/photos/5/17/51709/175-16-soic_w__sml.jpg)
DS1021S-25+T&R
Specifications of DS1021S-25+T&R
Related parts for DS1021S-25+T&R
DS1021S-25+T&R Summary of contents
Page 1
... Silicon Delay Line PIN ASSIGNMENT Q/ GND 8 9 DS1021S 16-Pin SOIC (300-mil) See Mech. Drawings Section PIN DESCRIPTION IN - Delay Input P0-P7 - Parallel Program Pins GND - Ground OUT - Delay Output Volts Mode Select E - Enable C - Serial Port Clock Q - Serial Data Output D - Serial Data Input DS1021 ...
Page 2
PARALLEL MODE ( the PARALLEL programming mode, the output of the DS1021 will reproduce the logic state of the input after a delay determined by the state of the 8 program input pins P0 - P7. The ...
Page 3
FUNCTION BLOCK DIAGRAM Figure 1 SERIAL READOUT Figure 2 DS1021 ...
Page 4
CASCADING MULTIPLE DEVICES (DAISY CHAIN) Figure 3 PART NUMBER TABLE Table 1 PART NUMBER STEP ZERO DELAY TIME DS1020-25 10 ± 2 DS1020-50 10 ± 2 DELAY VS. PROGRAMMED VALUE Table 2 BINARY 0 PROGRAMMED 0 VALUE ...
Page 5
DALLAS SEMICONDUCTOR TEST CIRCUIT Figure 4 TEST SETUP DESCRIPTION Figure 4 illustrates the hardware configuration used for measuring the timing parameters of the DS1021. The input waveform is produced by a precision pulse generator under software control. Time delays are ...
Page 6
ABSOLUTE MAXIMUM RATINGS* Voltage on Any Pin Relative to Ground Operating Temperature Storage Temperature Soldering Temperature Short Circuit Output Current * This is a stress rating only and functional operation of the device at these or any other conditions above ...
Page 7
PARAMETER SYMBOL Parallel Input Change to Delay Invalid Enable to Delay Valid Enable to Delay Invalid V Valid to Device CC Functional V Rise Time CC Input Pulse Width Input to Output Delay Input Period CAPACITANCE PARAMETER SYMBOL Input ...
Page 8
TERMINOLOGY Period: The time elapsed between the leading edge of the first pulse and the leading edge of the following pulse. (Pulse Width): The elapsed time on the pulse between the 1.5V point on the leading edge and the t ...
Page 9
... TIMING DIAGRAM: POWER-UP Figure 9 NOTES: 1. All voltages are referenced to ground and 25°C. Delay accurate on both rising and falling edges within tolerances given in CC Table 1. 3. Measured with output open. 4. The “Q” output will only source 4 mA. This pin is only intended to drive other DS1021s ...