ADF4213BRU-REEL7 Analog Devices Inc, ADF4213BRU-REEL7 Datasheet - Page 18

• Manufacturer Part Number: ADF4213BRU-REEL7
• Description: IC PLL FREQ SYNTHESIZER 20-TSSOP
• Manufacturer: Analog Devices Inc
• Type: Clock/Frequency Synthesizer (RF/IF)r

Specifications of ADF4213BRU-REEL7

• Rohs Status: RoHS non-compliant
• Pll: Yes
• Input: CMOS
• Output: Clock
• Number Of Circuits: 1
• Ratio - Input:output: 3:1
• Differential - Input:output: Yes/No
• Frequency - Max: 3GHz
• Divider/multiplier: No/No
• Voltage - Supply: 2.7 V ~ 5.5 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 20-TSSOP
• Frequency-max: 3GHz

ADF4210/ADF4211/ADF4212/ADF4213
in wide-band applications both of these parameters have a much
greater variation. In Figure 8, for example, we have –25% and
+30% variation in the RF output from the nominal 1.8 GHz.
The sensitivity of the VCO can vary from 130 MHz/V at
1900 MHz to 30 MHz/V at 2400 MHz. Variations in these
parameters will change the loop bandwidth. This in turn can
affect stability and lock time. By changing the programmable
I
loop conditions and ensure that the loop is always operating
close to optimal conditions.
INTERFACING
The ADF4210/ADF4211/ADF4212/ADF4213 family has a
simple SPI-compatible serial interface for writing to the device.
SCLK, SDATA, and LE control the data transfer. When LE
(Latch Enable) goes high, the 22 bits that have been clocked
into the input register on each rising edge of SCLK will be
transferred to the appropriate latch. See Figure 1 for the Timing
Diagram and Table I for the Latch Truth Table.
The maximum allowable serial clock rate is 20 MHz. This
means that the maximum update rate possible for the device is
909 kHz, or one update every 1.1 ms. This is certainly more
than adequate for systems that will have typical lock times in
hundreds of microseconds.
ADuC812 to ADF421x Family Interface
Figure 9 shows the interface between the ADF421x family and
the ADuC812 microconverter. Since the ADuC812 is based on
an 8051 core, this interface can be used with any 8051-based
microcontroller. The microconverter is set up for SPI Master
Mode with CPHA = 0. To initiate the operation, the I/O port
driving LE is brought low. Each latch of the ADF421x family
needs a 24-bit word. This is accomplished by writing three 8-bit
bytes from the microconverter to the device. When the third
byte has been written, the LE input should be brought high to
complete the transfer.
On first applying power to the ADF421x family, it needs four
writes (one each to the R counter latch and the AB counter latch
for both RF1 and RF2 sides) for the output to become active.
CP
, it is possible to obtain compensation for these varying
FREF
IN
1000pF 1000pF
51
CE
CLK
DATA
LE
REF
V
V
DD
DD
IN
1
ADF4213
V
DD
2
V
V
MUXOUT
P
P
1
RF
CP
R
V
SET
P
IN
RF
2
100pF
2.7k
3.9nF
LOCK
DETECT
51
470
27nF
20k
DECOUPLING CAPACITORS ON V
ON V
HAVE BEEN OMITTED FROM THE DIAGRAM TO AID CLARITY.
THE IF SECTION OF THE CIRCUIT HAS ALSO BEEN OMITTED TO
SIMPLIFY THE SCHEMATIC.
When operating in the mode described, the maximum SCLOCK
rate of the ADuC812 is 4 MHz. This means that the maximum
rate at which the output frequency can be changed will be about
180 kHz.
ADSP-21xx to ADF421x Family Interface
Figure 10 shows the interface between the ADF421x family and
the ADSP-21xx Digital Signal Processor. As previously discussed,
the ADF421x family needs a 24-bit serial word for each latch
write. The easiest way to accomplish this, using the ADSP-21xx
family, is to use the Autobuffered Transmit Mode of operation
with Alternate Framing. This provides a means for transmitting
an entire block of serial data before an interrupt is generated.
Set up the word length for eight bits and use three memory
locations for each 24-bit word. To program each 24-bit latch,
store the three 8-bit bytes, enable the Autobuffered mode, and
write to the transmit register of the DSP. This last operation
initiates the autobuffer transfer.
CC
OF THE AD820 AND ON THE V
1k
130pF
AD820
20V
ADSP-21xx
ADuC812
3k
I/O PORTS
I/O FLAGS
SCLOCK
DD
SCLK
MOSI
, V
TFS
DT
CC
P
V_TUNE
OF THE ADF4213,
OF THE M3500-1324
M3500-1324
V
GND
12V
CC
OUT
100pF
SCLK
SDATA
LE
CE
MUXOUT
(LOCK DETECT)
SCLK
SDATA
LE
CE
MUXOUT
(LOCK DETECT)
100pF
18
ADF4210/
ADF4211/
ADF4212/
ADF4213
ADF4210/
ADF4211/
ADF4212/
ADF4213
18
18
RF
OUT