IDT23S05E-1DCI8 IDT, Integrated Device Technology Inc, IDT23S05E-1DCI8 Datasheet - Page 6
![no-image](/images/manufacturer_photos/0/3/324/idt__integrated_device_technology_inc_sml.jpg)
IDT23S05E-1DCI8
Manufacturer Part Number
IDT23S05E-1DCI8
Description
IC CLK BUFFER PLL STD DRV 8-SOIC
Manufacturer
IDT, Integrated Device Technology Inc
Type
Zero Delay Bufferr
Datasheet
1.IDT23S05E-1HDCG.pdf
(8 pages)
Specifications of IDT23S05E-1DCI8
Pll
Yes with Bypass
Input
LVTTL
Output
LVTTL
Number Of Circuits
1
Ratio - Input:output
1:5
Differential - Input:output
No/No
Frequency - Max
200MHz
Divider/multiplier
No/No
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
8-SOIC
Frequency-max
200MHz
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
23S05E-1DCI8
SPREAD SPECTRUM COMPATIBLE
off the Spread Spectrum feature of the reference input, assuming it exists. When a zero delay buffer is not designed to pass the Spread Spectrum feature
through, the result is a significant amount of tracking skew, which may cause problems in systems requiring synchronization.
ZERO DELAY AND SKEW CONTROL
loading can affect and adjust the input/output delay.
load equal to that on the other outputs in order to obtain true zero I/O Delay. For zero output-to-output skew, all outputs must be loaded equally.
IDT23S05E
3.3V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM
Many systems being designed now use a technology called Spread Spectrum Frequency Timing Generation. This product is designed not to filter
For designs utilizing zero I/O Delay, all outputs including CLKOUT must be equally loaded. Even if the output is not used, it must have a capacitive
All outputs should be uniformly loaded in order to achieve Zero I/O Delay. Since the CLKOUT pin is the internal feedback for the PLL, its relative
6
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES