IDT2309A-1HDCG IDT, Integrated Device Technology Inc, IDT2309A-1HDCG Datasheet - Page 6
![no-image](/images/manufacturer_photos/0/3/324/idt__integrated_device_technology_inc_sml.jpg)
IDT2309A-1HDCG
Manufacturer Part Number
IDT2309A-1HDCG
Description
IC CLK BUFFER ZD HI DRV 16-SOIC
Manufacturer
IDT, Integrated Device Technology Inc
Type
Zero Delay Bufferr
Datasheet
1.IDT2309A-1HDCG8.pdf
(8 pages)
Specifications of IDT2309A-1HDCG
Pll
Yes with Bypass
Input
LVTTL
Output
LVTTL
Number Of Circuits
1
Ratio - Input:output
1:9
Differential - Input:output
No/No
Frequency - Max
133MHz
Divider/multiplier
No/No
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
16-SOIC
Frequency-max
133MHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
2309A-1HDCG
ZERO DELAY AND SKEW CONTROL
loading can affect and adjust the input/output delay. The Output Load Difference diagram illustrates the PLL's relative loading with respect to the other
outputs that can adjust the Input-Output (I/O) Delay.
load equal to that on the other outputs in order to obtain true zero I/O Delay. For zero output-to-output skew, all outputs must be loaded equally.
Output
SWITCHING WAVEFORMS
IDT2309A
3.3V ZERO DELAY CLOCK BUFFER
For designs utilizing zero I/O Delay, all outputs including CLKOUT must be equally loaded. Even if the output is not used, it must have a capacitive
All outputs should be uniformly loaded in order to achieve Zero I/O Delay. Since the CLKOUT pin is the internal feedback for the PLL, its relative
t3
0.8V
1.4V
All Outputs Rise/Fall Time
2V
Duty Cycle Timing
t2
1.4V
2V
t1
0.8V
t4
1.4V
3.3V
0V
6
CLK OUT
CLK OUT
Device 2
Device 1
Output
Output
Output
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
REF
t7
t5
t6
1.4V
Input to Output Propagation Delay
V
V
DD
DD/
Output to Output Skew
Device to Device Skew
/2
2
V
1.4V
DD/
V
2
DD
/2