CY29946AXC Cypress Semiconductor Corp, CY29946AXC Datasheet - Page 2

IC CLK BUFF 1:10 200MHZ 32TQFP

CY29946AXC

Manufacturer Part Number
CY29946AXC
Description
IC CLK BUFF 1:10 200MHZ 32TQFP
Manufacturer
Cypress Semiconductor Corp
Type
Fanout Buffer (Distribution), Divider, Multiplexerr
Datasheet

Specifications of CY29946AXC

Package / Case
32-TQFP
Number Of Circuits
1
Ratio - Input:output
2:10
Differential - Input:output
No/Yes
Input
LVCMOS, LVTTL
Output
LVCMOS, LVTTL
Frequency - Max
200MHz
Voltage - Supply
2.375 V ~ 3.63 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Frequency-max
200MHz
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Multiply / Divide Factor
1:10
Number Of Clock Inputs
2
Output Logic Level
LVCMOS, LVTTL
Supply Voltage (max)
3.63 V
Supply Voltage (min)
2.375 V
Maximum Operating Temperature
+ 70 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
428-2234
CY29946AXC

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY29946AXC
Manufacturer:
CY
Quantity:
12
Part Number:
CY29946AXC
Manufacturer:
CYPRESS
Quantity:
2 000
Part Number:
CY29946AXC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY29946AXCT
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Company:
Part Number:
CY29946AXCT
Quantity:
1 700
Document #: 38-07286 Rev. *E
Pin Description
Note:
3, 4
26, 28, 30
19, 21, 23
10, 12, 14, 16
5, 6, 7
1
32
9, 13, 17, 18,
22, 25, 29
2
8, 11, 15, 20,
24, 27, 31
1. PD = Internal pull-down. PU = Internal pull-up.
Pin
DSEL(A:C)
TCLK_SEL
[1]
TCLK(0,1)
MR/OE#
QA(2:0)
QB(2:0)
QC(0:3)
VDDC
Name
VDD
VSS
VDDC
VDDC
VDDC
PWR
I, PU External Reference/Test Clock Input
I, PD Divider Select Inputs. When HIGH, selects ÷2 input divider. When
I, PD TCLK Select Input. When LOW, TCLK0 clock is selected and when
I, PD Output Enable Input. When asserted LOW, the outputs are enabled
I/O
O
O
O
Clock Outputs
Clock Outputs
Clock Outputs
LOW, selects ÷1 input divider.
HIGH TCLK1 is selected.
and when asserted HIGH, internal flip-flops are reset and the outputs
are three-stated. If more than 1 Bank is being used in /2 Mode, a reset
must be performed (MR/OE# Asserted High) after power-up to ensure
all internal flip-flops are set to the same state.
2.5V or 3.3V Power Supply for Output Clock Buffers
2.5V or 3.3V Power Supply
Common Ground
Description
CY29946
Page 2 of 6
[+] Feedback

Related parts for CY29946AXC