TUA 6036 T Infineon Technologies, TUA 6036 T Datasheet - Page 50
![no-image](/images/manufacturer_photos/0/3/327/infineon_technologies_sml.jpg)
TUA 6036 T
Manufacturer Part Number
TUA 6036 T
Description
IC MIXER/OSC/PLL DIGITAL TSSOP38
Manufacturer
Infineon Technologies
Datasheet
1.TUA_6034_T.pdf
(65 pages)
Specifications of TUA 6036 T
Package / Case
38-TSSOP
Input
*
Output
*
Frequency - Max
*
Voltage - Supply
*
Operating Temperature
*
Mounting Type
Surface Mount
Frequency-max
*
Bus Type
I2C
Maximum Frequency
863.25 MHz
Minimum Frequency
48.25 MHz
Modulation Technique
FM
Mounting Style
SMD/SMT
Function
PAL, NTSC
Noise Figure
8 dB
Operating Supply Voltage
5 V
Supply Voltage (min)
4.5 V
Supply Voltage (max)
5.5 V
Minimum Operating Temperature
- 20 C
Maximum Operating Temperature
+ 125 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
SP000014627
TUA 6036-T
TUA 6036-T
TUA6036TXT
TUA 6036-T
TUA 6036-T
TUA6036TXT
4.2
Table 8
Name
1) AB replaces BB when T2, T1, T0 = 0, 1, 1, see Table 11 Test modes on page 51.
Table 9
Symbol
Specification
Write Data
Address Byte
Divider Byte 1
Divider Byte 2
Control byte
Bandswitch byte BB
Auxiliary byte
Read data
Address byte
Status byte
A
MA0, MA1
N14 to N0
CP
T0, T1, T2
RSA, RSB
OS
P0, P1, P2,
P3
Programming
Description
Acknowledge
Address selection bits, see Table 10 Address selection on page 51
programmable divider bits:
N = 2
charge pump current bit:
bit = 0: charge pump current = 50 µA or 125 µA
bit = 1: charge pump current = 250 µA (default) or 650 µA,
see Table 15 Charge pump current on page 53
test bits, see Table 11 Test modes on page 51
reference divider bits, see Table 12 Reference divider ratios on page 52
tuning amplifier control bit:
bit = 0: enable V
PNP ports control bits
bit = 0: Port is inactive, high impedance state (default)
bit = 1: Port is active, V
Bit Allocation Read/Write
Description of Symbols
1)
SB
Byte
ADB
DB1
DB2
CB
AB
ADB
14
x N14 + 2
MSB bit6
POR
ATC AL2
N7
1
0
1
1
T
; bit = 1: disable V
13
N14
x N13 + ... + 2
CP
N6
FL
1
1
OUT
N13
bit5
AL1
= V
N5
T2
0
1
0
50
CC
-V
N12
bit4
AL0
N4
P4
T1
3
0
0
1
CESAT
T
x N3 + 2
(default)
Bits
AGC
N11
bit3
N3
P3
T0
0
0
0
2
x N2 + 2
MA1 MA0 R/W=0
RSA RSB
MA1 MA0 R/W=1
N10
bit2
N2
P2
A2
0
TUA6034, TUA6036
bit1
N9
N1
P1
A1
1
0
xN1 + N0
V 2.51, 2006-01-11
LSB
OS
N8
N0
P0
A0
0
Reference
TAIFUN
Ack
A
A
A
A
A
A
A
A