ADN2819ACP-CML-RL Analog Devices Inc, ADN2819ACP-CML-RL Datasheet - Page 20

IC CLK/DATA RECOVR W/AMP 48LFCSP

ADN2819ACP-CML-RL

Manufacturer Part Number
ADN2819ACP-CML-RL
Description
IC CLK/DATA RECOVR W/AMP 48LFCSP
Manufacturer
Analog Devices Inc
Type
Clock and Data Recovery (CDR)r
Datasheet

Specifications of ADN2819ACP-CML-RL

Rohs Status
RoHS non-compliant
Output
CML
Frequency - Max
2.7GHz
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
48-LFCSP
Frequency-max
2.7GHz
Input
-
ADN2819
DC-COUPLED APPLICATION
The inputs to the ADN2819 can also be dc-coupled. This may
be necessary in burst mode applications where there are long
periods of CIDs and baseline wander cannot be tolerated. If the
inputs to the ADN2819 are dc-coupled, care must be taken not
to violate the input range and common-mode level
requirements of the ADN2819 (see Figure 26, Figure 27, and
Figure 28). If dc-coupling is required, and the output levels of
the TIA do not adhere to the levels shown in Figure 27 and
Figure 28, there needs to be level shifting and/or an attenuator
between the TIA outputs and the ADN2819 inputs.
LOL TOGGLING DURING LOSS OF INPUT DATA
If the input data stream is lost due to a break in the optical link
(or for any reason), the clock output from the ADN2819 will
stay within 1000 ppm of the VCO center frequency as long as
there is a valid reference clock. The LOL pin toggles at a rate of
several kHz because the LOL pin toggles between a Logic 1 and
a Logic 0, while the frequency loop and phase loop swap control
of the VCO. The chain of events is as follows:
The ADN2819 is locked to the input data stream; LOL = 0.
The input data stream is lost due to a break in the link. The
VCO frequency drifts until the frequency error is greater
than 1000 ppm. LOL is asserted to a Logic 1 as control of
the VCO is passed back to the frequency loop.
The frequency loop pulls the VCO to within 500 ppm of its
center frequency. Control of the VCO is passed back to the
phase loop and LOL is deasserted to a Logic 0.
The phase loop tries to acquire, but there is no input data
present so the VCO frequency drifts.
The VCO frequency drifts until the frequency error is
greater than 1000 ppm. LOL is asserted to a Logic 1 as
control of the VCO is passed back to the frequency loop.
This process is repeated until a valid input data stream is
re-established.
Rev. B | Page 20 of 24
INPUT (V)
INPUT (V)
PIN
NIN
PIN
NIN
VCC
Figure 28. Maximum Allowed DC-Coupled Input Levels
Figure 27. Minimum Allowed DC-Coupled Input Levels
V p-p = PIN – NIN = 2 × V
V p-p = PIN – NIN = 2 × V
Figure 26. ADN2819 with DC-Coupled Inputs
TIA
0.1µ F
50Ω
50Ω
SE
SE
= 2.4V MAX
PIN
NIN
= 10mV AT SENSITIVITY
VREF
ADN2819
V
50Ω
SE
V
SE
= 1.2V MAX
= 5mV MIN
50Ω
V
(DC-COUPLED)
V
(DC-COUPLED)
CM
CM
= 0.4V MIN
= 0.6V

Related parts for ADN2819ACP-CML-RL