ML610Q482-NNNTBZ03A7 Rohm Semiconductor, ML610Q482-NNNTBZ03A7 Datasheet
ML610Q482-NNNTBZ03A7
Specifications of ML610Q482-NNNTBZ03A7
Available stocks
Related parts for ML610Q482-NNNTBZ03A7
ML610Q482-NNNTBZ03A7 Summary of contents
Page 1
... ML610Q482P 8-bit Microcontroller GENERAL DESCRIPTION This LSI is a high-performance 8-bit CMOS microcontroller into which rich peripheral circuits, such as synchronous serial port, 2 UART bus interface (master), buzzer driver, battery level detect circuit, and RC oscillation type A/D converter, are incorporated around 8-bit CPU nX-U8/100. ...
Page 2
... High-speed clock: Built-in RC oscillation (500 kHz) Built-in PLL oscillation (8.192 MHz ±2.5%), crystal/ceramic oscillation (4.096 MHz), external clock − Selection of high-speed clock mode by software: Built-in RC oscillation, built-in PLL oscillation, crystal/ceramic oscillation, external clock V =1.8V～3.6V DD 0.2V～VDD－1.0V 50mV(max) FEDL610Q482P-01 ML610Q482P 2/27 ...
Page 3
... Block Control Function: Power down (reset registers and stop clock supply) the circuits of unused peripherals. • Shipment − Chip ML610Q482P-xxxWA (Blank product: ML610Q482P-NNNWA) − 48-pin plastic TQFP ML610Q482P-xxxTBZ03A (Blank product: ML610Q482P-NNNTBZ03A) xxx: ROM code number • Guaranteed operating range − ...
Page 4
... OKI SEMICONDUCTOR BLOCK DIAGRAM ML610Q482P Block Diagram Figure 1 show the block diagram of the ML610Q482P. "*" indicates the secondary function of each port. EPSW1～3 PSW Timing Controller On-Chip ICE RESET_N RESET & TEST TEST XT0 XT1 OSC0* OSC OSC1* LSCLK* OUTCLK* ...
Page 5
... P30 P31 P34 P32 P33 P35 VDD VDDL VSS VDDX XT0 XT1 Note: The assignment of the pads P30 to P35 are not in order Figure 2 ML610Q482P TQFP48 Pin Configuration FEDL610Q482P-01 ML610Q482P 24 VDD P11/OSC1 23 22 P10/OSC0 21 VSS 20 VPP 19 NMI 18 RESET_N 17 TEST 16 P47 15 P46 14 P45 13 ...
Page 6
... Chip size: PAD count: Minimum PAD pitch: PAD aperture: Chip thickness: Voltage of the rear side of chip: Figure 3 ML610Q482P Chip Layout & Dimension □ □ □ □ ■ （NC) ■ （NC) ■ （NC) ■ 24 VDD □ ...
Page 7
... OKI SEMICONDUCTOR ML610Q482P Pad Coordinates PAD No. Name 1 CMPP 2 CMPM TEST 18 RESET_N Table 1 ML610Q482P Pad Coordinates Pad X Y PAD (μm) (μm) No. -1036.0 -1380.0 25 -830.0 -1380.0 26 P00 -730.0 -1380.0 27 P01 -482.0 -1380.0 28 P02 -382.0 -1380.0 29 P03 -134.0 -1380.0 30 VSS -34.0 -1380.0 31 P24 219.0 -1380 ...
Page 8
... RC type ADC0 reference resistor RS0 O connection pin RC type ADC0 resistor RT0 O sensor connection pin RC type ADC0 resistor/capacitor RCT0 O sensor connection pin FEDL610Q482P-01 ML610Q482P Tertiary function Pin name I/O Function ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ ...
Page 9
... FEDL610Q482P-01 ML610Q482P Tertiary function Pin name I/O Function ⎯ ⎯ ⎯ SSIO data input SIN0 I I/O SSIO synchronous clock SCK0 SSIO data output SOUT0 I PWM output ...
Page 10
... I/O General-purpose input/output port. P40-P47 Since these pins have secondary functions, the pins cannot be used as a port when the secondary functions are used. I/O General-purpose input/output port. PA0-PA7 Description FEDL610Q482P-01 ML610Q482P Primary/ Secondary/ Logic Tertiary — Negative — — ...
Page 11
... LED drive NMOS open drain output pins to drive LED. These pins are used as the LED0,1,2,4 O primary function of the P20,P21,P22,P24 pins. Description 2 C, externally connect a pull-up resistor externally connect a pull-up resistor. FEDL610Q482P-01 ML610Q482P Primary/ Secondary/ Logic Tertiary Secondary Positive Primary/Se Positive condary Secondary ...
Page 12
... DDX Capacitor Cx (see measuring circuit 1) is connected between this pin and Power supply pin for programming Flash ROM. A pull-up resistor is V — PP internally connected. Description . FEDL610Q482P-01 ML610Q482P Primary/ Secondary/ Logic Tertiary Secondary — Secondary — Secondary — Secondary — Secondary — ...
Page 13
... It is recommended to set the unused input ports and input/output ports to the inputs with pull-down resistors/pull-up resistors or the output mode since the supply current may become excessively large if the pins are left open in the high impedance input setting. Table 2 Termination of Unused Pins Recommended pin termination FEDL610Q482P-01 ML610Q482P Open Open Open Open V ...
Page 14
... Symbol Condition T At write/erase write/erase write/erase DDL * write/erase PP ⎯ ⎯ pin and V pin when programming and eraseing Flash ROM. DDL PP FEDL610Q482P-01 ML610Q482P (V = 0V) SS Rating Unit −0.3 to +4.6 V −0.3 to +9.5 V −0.3 to +3.6 V −0.3 to +3.6 V −0 +0 −0 +0 −12 to +11 mA −12 to +20 mA 1.16 W −55 to +150 ° ...
Page 15
... PLL DD ⎯ T STOP ⎯ P RST ⎯ P NRST ⎯ T POR VIL1 VIL1 P RST RESET_N pin reset 0.9xV DD T POR Power on reset FEDL610Q482P-01 ML610Q482P Rating Unit Min. Typ. Max. ⎯ 0 －1 DD ⎯ ⎯ ⎯ ⎯ μｓ 100 ⎯ ⎯ 3 ｍｓ ⎯ ...
Page 16
... Ta=- 85℃ Ta=25℃ 3 Ta=- 85℃ Ta=25℃ 1 Ta=- 85℃ Ta=25℃ Ta=- 85℃ Ta=25℃ Ta=- 85℃ Ta=25℃ Ta=- 85℃ = 3.0V FEDL610Q482P-01 ML610Q482P Rating Unit Min. Typ. Max. 1.35 1.4 1.45 1.5 1.6 1.7 1.8 Typ. Typ. 1.9 V −2% +2% 2.0 2 ...
Page 17
... ML610Q482P Measuring circuit 17/27 ...
Page 18
... DD × 1.1 to 3.6V DD × 1 1 0.7 ⎯ ×V DD ⎯ 10kHz ⎯ 50mV rms Ta = 25°C FEDL610Q482P-01 ML610Q482P Rating Measuring Unit circuit Typ. Max. ⎯ ⎯ 0.3 ⎯ × 0.2 ⎯ ×V DD ⎯ 0.3 ⎯ ×V DD ⎯ ...
Page 19
... MEASURING CIRCUIT 2 VIH (*1) VIL DDL DDX DDL DDX (*1) Input logic circuit to determine the specified measuring conditions. (*2) Measured at the specified output pins. FEDL610Q482P- 32.768kHz crystal: C-001R (Epson Toyocom) 4.096MHz crystal: HC49SFWB (Kyocera) (* ML610Q482P 1μF 1μF 0.1μF 0.1μF 24pF 24pF 19/27 ...
Page 20
... MEASURING CIRCUIT 4 (* MEASURING CIRCUIT 5 VIH (*1) VIL DDL DDX *1: Input logic circuit to determine the specified measuring conditions. *2: Measured at the specified output pins DDL DDX *3: Measured at the specified output pins DDL DDX *1: Input logic circuit to determine the specified measuring conditions. FEDL610Q482P-01 ML610Q482P (* 20/27 ...
Page 21
... NUL t NUL t NUL = 0V −40 to +85°C, unless otherwise specified 1.3 to 3.6V Symbol Condition ⎯ t TBRT ⎯ t RBRT t TBRT t RBRT FEDL610Q482P-01 ML610Q482P Rating Unit Min. Typ. Max. ⎯ 76.8 106.8 Rating Unit Min. Typ. Max. 1 ⎯ ⎯ BRT BRT* BRT* 1 BRT* −3% +3% μ ...
Page 22
... When high-speed oscillation is 3 active * (V = 1.8 to 3.6V) DD When RC oscillation is active * (V = 1.3 to 3.6V When high-speed oscillation is 3 active * (V = 1.8 to 3.6V SCYC FEDL610Q482P-01 ML610Q482P Rating Min. Typ. Max. 2 ⎯ ⎯ 10 ⎯ ⎯ ⎯ ⎯ SCLK* 2 ⎯ ⎯ 4 ⎯ ⎯ 0 SCLK* SCLK* SCLK* ×0.4 ×0.5 ×0.6 2 ⎯ ...
Page 23
... SU:STA ⎯ t HD:DAT ⎯ t SU:DAT ⎯ t SU:STO ⎯ t BUF Restart condition LOW HIGH SU:STA HD:STA FEDL610Q482P-01 ML610Q482P Rating Min. Typ. Max. ⎯ 0 100 ⎯ ⎯ 4.0 ⎯ ⎯ 4.7 ⎯ ⎯ 4.0 ⎯ ⎯ 4.7 ⎯ ⎯ 0 ⎯ ⎯ 0.25 ⎯ ...
Page 24
... OSCX CVR1 RT0, RT0-1, RT1: 1kΩ /10kΩ/100kΩ RS0, RS1: 10kΩ CS0, CT0, CS1: 560pF CVR0, CVR1: 820pF Frequency measurement RCM (f ) OSCX V SS FEDL610Q482P-01 ML610Q482P Unit Max. ⎯ kΩ 435.1 kHz 64.16 kHz 7.06 kHz ⎯ 6.225 ⎯ ...
Page 25
... The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact our responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times). FEDL610Q482P-01 ML610Q482P (Unit: mm) 25/27 ...
Page 26
... OKI SEMICONDUCTOR REVISION HISTORY Document No. Date FEDL610Q482P-01 Dec.9, 2009 Page Previous Current Edition Edition – – Formally edition 1 FEDL610Q482P-01 ML610Q482P Description 26/27 ...
Page 27
... No part of the contents contained herein may be reprinted or reproduced without our prior permission. Copyright 2008 OKI SEMICONDUCTOR CO., LTD. FEDL610Q482P-01 ML610Q482P 27/27 ...