MC145483DW Freescale, MC145483DW Datasheet - Page 9

• Manufacturer Part Number: MC145483DW
• Manufacturer: Freescale
• Type: PCMr

Specifications of MC145483DW

• Number Of Channels: 1
• Gain Control: Adjustable
• Number Of Adc's: 1
• Number Of Dac's: 1
• Adc/dac Resolution: 13b
• Package Type: SOIC W
• Sample Rate: 8KSPS
• Number Of Adc Inputs: 1
• Number Of Dac Outputs: 1
• Operating Supply Voltage (min): 2.7V
• Operating Temperature (max): 85C
• Operating Temperature (min): -40C
• Pin Count: 20
• Mounting: Surface Mount
• Lead Free Status / RoHS Status: Not Compliant

VLSI technology to implement the complex analog signal
processing functions of a PCM Codec–Filter. The fully–differ-
ential analog circuit design techniques used for this device
result in superior performance for the switched capacitor fil-
ters, the analog–to–digital converter (ADC) and the digital–
to–analog converter (DAC). Special attention was given to
the design of this device to reduce the sensitivities of noise,
including power supply rejection and susceptibility to radio
frequency noise. This special attention to design includes a
fifth order low–pass filter, followed by a third order high–pass
filter whose output is converted to a digital signal with greater
than 75 dB of dynamic range, all operating on a single 3 V
power supply. This results in an LSB size for small audio sig-
nals of about 216 µV. The typical idle channel noise level of
this device is less than one LSB. In addition to the dynamic
range of the codec–filter function of this device, the input
gain–setting op amp has the capability of greater than 30 dB
of gain intended for an electret microphone interface.
due to the large dynamic range and the noisy nature of the
environment for this device (digital switches, radio tele-
phones, DSP front–end, etc.) special care must be taken to
assure optimum analog transmission performance.
PC BOARD MOUNTING
board for optimum noise performance. If the device is to be
used in a socket, it should be placed in a low parasitic pin
inductance (generally, low–profile) socket.
POWER SUPPLY, GROUND, AND NOISE
CONSIDERATIONS
tions which often require plugging the PC board into a rack
with power applied. This is known as ‘‘hot–rack insertion.’’ In
these applications care should be taken to limit the voltage
on any pin from going positive of the V DD pins, or negative of
the V SS pins. One method is to extend the ground and power
contacts of the PCB connector. The device has input protec-
tion on all pins and may source or sink a limited amount of
current without damage. Current limiting may be accom-
plished by series resistors between the signal pins and the
connector contacts.
with noise. This includes noise on the power supply, noise
generated by the digital circuitry on the device, and cross
coupling digital or radio frequency signals into the audio sig-
nals of this device. The best way to prevent noise is to:
The MC145483 is manufactured using high–speed CMOS
This device was designed for ease of implementation, but
It is recommended that the device be soldered to the PC
This device is intended to be used in switching applica-
The most important considerations for PCB layout deal
1. Keep digital signals as far away from audio signals as
2. Keep radio frequency signals as far away from the audio
3. Use short, low inductance traces for the audio circuitry
4. Use short, low inductance traces for digital and RF
possible.
signals as possible.
to reduce inductive, capacitive, and radio frequency
noise sensitivities.
circuitry to reduce inductive, capacitive, and radio
frequency radiated noise.
PRINTED CIRCUIT BOARD LAYOUT
CONSIDERATIONS
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
5. Bypass capacitors should be connected from the V DD ,
6. Use a short, wide, low inductance trace to connect the
7. Use a short, wide, low inductance trace to connect the
8. The V AG pin is the reference for all analog signal
V AG Ref, and V AG pins to V SS with minimal trace length.
Ceramic monolithic capacitors of about 0.1 µF are
acceptable for the V DD and V AG Ref pins to decouple the
device from its own noise. The V DD capacitor helps
supply the instantaneous currents of the digital circuitry
in addition to decoupling the noise which may be
generated by other sections of the device or other
circuitry on the power supply. The V AG Ref decoupling
capacitor is effecting a low–pass filter to isolate the
mid–supply voltage from the power supply noise gener-
ated on–chip, as well as external to the device. The V AG
decoupling capacitor should be about 0.01 µF. This
helps to reduce the impedance of the V AG pin to V SS at
frequencies above the bandwidth of the V AG generator,
which reduces the susceptiblility to RF noise.
V SS ground pin to the power supply ground. The V SS pin
is the digital ground and the most negative power supply
pin for the analog circuitry. All analog signal processing
is referenced to the V AG pin, but because digital and RF
circuitry will probably be powered by this same ground,
care must be taken to minimize high frequency noise in
the V SS trace. Depending on the application, a double–
sided PCB with a V SS ground plane connecting all of the
digital and analog V SS pins together would be a good
grounding method. A multilayer PC board with a ground
plane connecting all of the digital and analog V SS pins
together would be the optimal ground configuration.
These methods will result in the lowest resistance and
the lowest inductance in the ground circuit. This is
important to reduce voltage spikes in the ground circuit
resulting from the high speed digital current spikes. The
magnitude of digitally induced voltage spikes may be
hundreds of times larger than the analog signal the
device is required to digitize.
V DD power supply pin to the 3 V power supply.
Depending on the application, a double–sided PCB with
V DD bypass capacitors to the V SS ground plane, as
described above, may complete the low impedance
coupling for the power supply. For a multilayer PC board
with a power plane, connecting all of the V DD pins to the
power plane would be the optimal power distribution
method. The integrated circuit layout and packaging
considerations for the 3 V V DD power circuit are
essentially the same as for the V SS ground circuit.
processing. In some applications the audio signal to be
digitized may be referenced to the V SS ground. To
reduce the susceptibility to noise at the input of the ADC
section, the three–terminal op amp may be used in a
differential to single–ended circuit to provide level
conversion from the V SS ground to the V AG ground with
noise cancellation. The op amp may be used for more
than 30 dB of gain in microphone interface circuits, which
will require a compact layout with minimum trace lengths
as well as isolation from noise sources. It is recom-
mended that the layout be as symmetrical as possible to
avoid any imbalances which would reduce the noise
cancelling benefits of this differential op amp circuit.
Refer to the application schematics for examples of this
circuitry.
MC145483