MC33888FB Freescale, MC33888FB Datasheet - Page 11

• Manufacturer Part Number: MC33888FB
• Manufacturer: Freescale

Specifications of MC33888FB

• Switch Type: High Side
• Power Switch Family: MC33888FB
• Input Voltage: 6 to 27V
• Power Switch On Resistance: 100mOhm
• Output Current: 10A
• Number Of Outputs: 4
• Mounting: Surface Mount
• Supply Current: 20mA
• Package Type: PQFP
• Operating Temperature (min): -40C
• Operating Temperature (max): 150C
• Operating Temperature Classification: Automotive
• Pin Count: 64
• Lead Free Status / RoHS Status: Compliant

The SPI interface has full duplex, three wire synchronous data transfer and has four I/O lines associated with it: (SI, SO, SCLK,
and CSB). The SI/SO pins of the QHSOLSS follow a first in / first out (D15 / D0) protocol with both input and output words trans-
ferring the most significant bit first. All inputs are compatible with 5.0 V CMOS logic levels. During SPI output control, a logic L
in a message word will result in the designated output being turned off. Similarly, a logic H will turn on a corresponding output.
All specific pin functions are specified as follows:
SCLK – Clocks the internal shift registers of the QHSOLSS. The Serial Input (SI) pin accepts data into the input shift register on
SI – This pin is the input of Serial Instruction data. SI information is read in on the falling edge of SCLK. A sixteen bit stream of
SO – The Serial Output data pin is a tri-stateable output from the shift register. The SO pin remains in a high impedance state
CSB – The Chip Select (Bar) pin enables communication with the Master device. When this pin is in a logic L state, the
The QHSOLSS is capable of interfacing directly with a microcontroller, via the 16 bit SPI protocol described and specified below
.
the falling edge of the SCLK signal while the serial output pin (SO) shifts data information out of the SO Line Driver on the
rising edge of the SCLK signal. It is important that the SCLK pin be in a logic low state whenever the Chip Select Bar (CSB)
makes any transition. For this reason, it is recommended that the SCLK pin be kept in a logic L as long as the device is not
accessed (CSB in logic H state). SCLK has an internal pull-down “
SI pins are ignored and SO is tri-stated (high impedance). See the Data Transfer Timing diagram in Figure 2.
serial data is required on the SI pin, starting with D15, D14, etc, to D0. The twelve outputs of the QHSOLSS are configured
and controlled using the 3 bit addressing scheme and the twelve assigned data bits designed into the QHSLOSS. SI has
an internal
until the CSB pin is put into a logic L state. The SO data report the status of the outputs as well as provide the capability to
reflect the state of the direct inputs. The SO pin changes states on the rising edge of SCLK and reads out on the falling
edge of SCLK. When an output is on or off and not faulted, the corresponding SO bit, OD0 – OD11, are a logic L. If the out-
put is faulted, the corresponding SO state is a logic H. SO OD12-OD14 reflect the state of six various inputs (three at a
time) depending upon the reported state of the previously written watchdog bit OD15.
QHSOLSS is capable of transferring information to and receiving information from the Master. The QHSOLSS latches in
data from the input shift registers to the addressed registers on the rising edge of CSB. The QHSOLSS transfers status
information from the power outputs to the shift registers on the falling edge of CSB. The output driver on the SO pin is
enabled when CSB is logic L. CSB is only transitioned from a logic H state to a logic L state when SCLK is a logic L. CSB
has an internal pullup “
C S B
S C L K
C S B
S C L K
S O
S O
S I
S I
N O T E S :
N O T E S :
pulldown “Idwn”
D 0
D 0
1 .
2 .
3 .
1 .
2 .
3 .
4 .
O D 0
D 0 *
R S T B is in a lo g ic H s ta te d u rin g th e a b o v e o p e ra tio n .
D O , D 1 , D 2 , ... , a n d D 1 5 re la te to th e m o s t re c e n t o rd e r e d e n try o f p ro g ra m d a ta in to th e Q H S L O S S
O D 0 , O D 1 , O D 2 , ..., a n d O D 1 5 re la te to th e firs t 1 6 b its o f o rd e re d fa u lt a n d s ta tu s d a ta o u t o f th e Q H S L O S S
R S T B is in a lo g ic H s t a t e d u r in g t h e a b o v e o p e r a t io n .
D O , D 1 , D 2 , . . . , a n d D 1 5 r e la t e t o t h e m o s t r e c e n t o r d e r e d e n t r y o f p r o g r a m d a t a in t o t h e Q H S L O S S
D 0 * , D 1 * , D 2 * , . .. , a n d D 1 5 * r e la t e t o t h e f ir s t 1 6 b it s o f o r d e r e d e n t r y d a t a in t o t h e Q H S L O S S
O D 0 , O D 1 , O D 2 , . . ., a n d O D 1 5 r e la t e t o t h e f ir s t 1 6 b its o f o r d e r e d f a u lt a n d s t a t u s d a t a o u t o f t h e Q H S L O S S
D 1
D 1
O D 1
D 1 *
Iup
D 2
D 2
O D 2
D 2 *
Quad High Side and Octal Low Side Switch for Automotive
” .
D 3
FIGURE 2. DATA TRANSFER TIMING
F I G U R E 2 b . M U L T I P L E 1 6 b i t W O R D S P I C O M M U N I C A T I O N
.
O D 3
F IG U R E 2 a . S IN G L E 1 6 b it W O R D S P I C O M M U N IC A T IO N
Freescale Semiconductor, Inc.
D 4
For More Information On This Product,
O D 4
Fi
SPI Interface and Protocol Description
D 1 3
D 5
O D 5
D 1 3 *
Figure 2. Data Transfer Timing
D 1 4
D 6
Go to: www.freescale.com
D 1 4 *
O D 6
D 1 5
D 7
D 1 5 *
O D 7
MC33888FB
D 0 *
D 8
O D 8
O D 0
D 1 *
D 9
O D 9
O D 2
D 1 0
D 2 *
Idwn
O D 1 0
O D 3
D 1 1
” . When CSB is logic H, signals at the SCLK and
O D 1 1
D 1 2
O D 1 2
D 1 3 *
D 1 3
O D 1 3
O D 1 3
D 1 4 *
D 1 4
O D 1 4
O D 1 4
D 1 5 *
D 1 5
O D 1 5
O D 1 5
11