IPPOSPHYL2 Altera, IPPOSPHYL2 Datasheet - Page 42
IPPOSPHYL2
Manufacturer Part Number
IPPOSPHYL2
Description
Manufacturer
Altera
Datasheet
1.IPPOSPHYL2.pdf
(62 pages)
Specifications of IPPOSPHYL2
Lead Free Status / RoHS Status
Not Compliant
- Current page: 42 of 62
- Download datasheet (2Mb)
3–14
POS-PHY Level 2 and 3 Compiler User Guide
For the Atlantic master sink, the dav signal is an input. The slave indicates to the
master that it has data by asserting dav. The master then tries to empty the slave FIFO
buffer.
applicable. FIFO buffer remote burst is not applicable.
Figure 3–12. Behavior of the dav Signal as an Input to the Atlantic Master Sink
Note to
(1) The slave asserts dav high for two reasons: it has passed its threshold, or an EOP has occurred.
For the Atlantic slave sink, the dav signal is an output. The dav signal high indicates
that there is space for more data. When the FIFO buffer is below full threshold, dav is
high. When the FIFO buffer is filling, dav remains high until the FIFO buffer reaches
burst threshold. When the FIFO buffer is emptying, dav remains low until the FIFO
buffer reaches full threshold.
buffer remote burst is not applicable.
Figure 3–13. Behavior of the dav Signal—Atlantic Slave Sink
For the Atlantic slave source, the dav signal is an output. When dav is high, there is
data to send. When the FIFO buffer is above the empty threshold, dav is high. When
the FIFO buffer is filling, dav remains low until the FIFO buffer reaches empty
threshold. When the FIFO buffer is emptying, dav remains high until the FIFO buffer
reaches burst threshold.
buffer remote burst is not applicable.
Figure 3–14. Behavior of the dav Signal—Atlantic Slave Source
Figure
Figure 3–12
3–12:
shows the behavior of the dav signal. FIFO buffer burst is not
Figure 3–14
dav
Slave has no data
1
0
Preliminary
Figure 3–13
dav
dav
1
0
1
0
threshold
threshold
Burst
Full
shows the behavior of the dav signal. FIFO
threshold
threshold
Empty
shows the behavior of the dav signal. FIFO
Burst
Slave has data
© November 2009 Altera Corporation
Chapter 3: Functional Description
(Note 1)
Parameters
Related parts for IPPOSPHYL2
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: