NH82801DBSL8DE 869490 Intel, NH82801DBSL8DE 869490 Datasheet - Page 363
NH82801DBSL8DE 869490
Manufacturer Part Number
NH82801DBSL8DE 869490
Description
Manufacturer
Intel
Datasheet
1.NH82801DBSL8DE_869490.pdf
(587 pages)
Specifications of NH82801DBSL8DE 869490
Lead Free Status / RoHS Status
Compliant
- Current page: 363 of 587
- Download datasheet (7Mb)
9.8.3.9
Intel
®
82801DB ICH4 Datasheet
SMI_EN—SMI Control and Enable Register
I/O Address:
Default Value:
Lockable:
Power Well:
31:19
16:15
10:8
Bit
18
17
14
13
12
11
Bit
3
2
1
0
Reserved
INTEL_USB2_EN — R/W.
0 = Disable.
1 = Enables Intel-Specific USB EHCI SMI logic to cause SMI#.
LEGACY_USB2_EN — R/W.
0 = Disable.
1 = Enables legacy USB EHCI logic to cause SMI#.
Reserved
PERIODIC_EN — R/W.
0 = Disable.
1 = Enables the Intel
TCO_EN — R/W.
0 = Disables TCO logic generating an SMI#. Note that if the NMI2SMI_EN bit is set, SMIs that are
1 = Enables the TCO logic to generate SMI#.
Reserved
Microcontroller SMI Enable (MCSMI_EN) — R/W.
0 = Disable.
1 = Enables ICH4 to trap accesses to the microcontroller range (62h or 66h) and generate an
Reserved
USB1_EN — R/W.
0 = Disable.
1 = Enable the setting of the USB1_STS bit to generate a wake event. The USB1_STS bit is set
THRM#_POL — R/W. This bit controls the polarity of the THRM# pin needed to set the
THRM_STS bit.
0 = Low value on the THRM# signal will set the THRM_STS bit.
1 = HIGH value on the THRM# signal will set the THRM_STS bit.
Reserved
THRM_EN — R/W.
0 = Disable.
1 = Active assertion of the THRM# signal (as defined by the THRM_POL bit) will set the
SMI_STS register.
caused by re-routed NMIs will not be gated by the TCO_EN bit. Even if the TCO_EN bit is 0,
NMIs will still be routed to cause SMIs.
SMI#. Note that “trapped’ cycles will be claimed by the ICH4 on PCI, but not forwarded to LPC.
anytime USB UHCI controller #1 signals a wake event. Break events are handled via the
USB interrupt.
THRM_STS bit and generate a power management event (SCI or SMI).
PMBASE + 30h
0000h
No
Core
®
ICH4 to generate an SMI# when the PERIODIC_STS bit is set in the
Description
Description
Attribute:
Size:
Usage:
LPC Interface Bridge Registers (D31:F0)
R/W, WO, R/W-Special
32 bit
ACPI or Legacy
363
Related parts for NH82801DBSL8DE 869490
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Intel 82801DB I/O Controller Hub (ICH4), Pb-Free SLI
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Intel
Datasheet:
Part Number:
Description:
Microprocessor: Intel Celeron M Processor 320 and Ultra Low Voltage Intel Celeron M Processor at 600MHz
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 82550 Fast Ethernet Multifunction PCI/CardBus Controller
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 64 Mbit. Access speed 150 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 100 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
DA28F640J5A-1505 Volt Intel StrataFlash Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 6300ESB I/O Controller Hub
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel 82801FB I/O Controller Hub (ICH6)
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel Strataflash Memory28F128J3 28F640J3 28F320J3
Manufacturer:
Intel Corporation
Datasheet: