EVB-2502 Standard Microsystems (SMSC), EVB-2502 Datasheet
EVB-2502
Specifications of EVB-2502
Related parts for EVB-2502
EVB-2502 Summary of contents
Page 1
PRODUCT FEATURES Integrated USB 2.0 Compatible 2-Port Hub — High-Speed (480Mbits/s), Full-Speed (12Mbits/s) and Low-Speed (1.5Mbits/s) compatible — Full power management with ganged power control — Detects Bus-Power/Self-Power source and changes mode automatically Complete USB Specification 2.0 Compatibility — Includes ...
Page 2
USB2502-AEZG FOR 36 PIN LEAD-FREE ROHS COMPLIANT QFN PACKAGE; USB2502-HT FOR 48 PIN LEAD- FREE ROHS COMPLIANT TQFP PACKAGE 80 ARKAY DRIVE, HAUPPAUGE, NY 11788 (631) 435-6000, FAX (631) 273-3123 Copyright © 2007 SMSC or its subsidiaries. All rights reserved. ...
Page 3
USB 2.0 Hub Controller Datasheet Table of Contents Chapter 1 General Description . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 4
List of Tables Table 2.1 2-Port Pin Table for 36-QFN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 5
USB 2.0 Hub Controller Datasheet List of Figures Figure 3.1 2-Port 36-Pin QFN . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 6
Chapter 1 General Description The SMSC 2-Port Hub is fully compliant with the USB 2.0 Specification and will attach to a USB host as a Full-Speed Hub Full-/High-Speed Hub. The 2-Port Hub supports Low-Speed, Full-Speed, and High-Speed ...
Page 7
USB 2.0 Hub Controller Datasheet Chapter 2 Pin Table 2-Port UPSTREAM USB 2.0 INTERFACE (3 PINS) USBDP0 USBDP1 GR1/ NON_REM0 PRTPWR SDA/SMBDATA SCL/SMBCLK/ XTAL1/CLKIN ATEST/ REG_EN SMSC USB2502 Table 2.1 2-Port Pin Table for 36-QFN USBDN0 VBUS_DET 2-PORT USB ...
Page 8
UPSTREAM USB 2.0 INTERFACE (3 PINS) USBDP0 USBDP1 GR1/ NON_REM0 PRTPWR SDA/SMBDATA SCL/SMBCLK XTAL1/CLKIN ATEST/ REG_EN POWER, GROUND AND NO CONNECT (25 PINS) Revision 2.3 (08-27-07) Table 2.2 2-Port Pin Table for 48-TQFP USBDN0 VBUS_DET 2-PORT USB 2.0 INTERFACE (10 ...
Page 9
USB 2.0 Hub Controller Datasheet Chapter 3 Pin Configuration 2-Port Hub VDD33CR 28 VSS 29 XTAL2 30 XTAL1/CLKIN 31 VDDA18PLL 32 VDDA33PLL 33 ATEST/REG_EN 34 RBIAS 35 VSS 36 Indicates pins on the bottom of the device. SMSC USB2502 ...
Page 10
Revision 2.3 (08-27-07) Figure 3.2 2-Port 48-Pin TQFP 10 DATASHEET 2-Port USB 2.0 Hub Controller Datasheet SMSC USB2502 ...
Page 11
USB 2.0 Hub Controller Datasheet Chapter 4 2-Port Hub Block Diagram V BUS Bus-Power Downstream PHY #1 Downstream USB Data NAME SYMBOL USB Bus Data USBDN0 USBDP0 Detect Upstream VBUS_DET VBUS Power SMSC USB2502 Upstream 24 MHz To EEPROM ...
Page 12
Table 4.1 2-Port Hub Pin Descriptions (continued) NAME SYMBOL High-Speed USB USBDN[2:1] Data USBDP[2:1] USB Power PRTPWR Enable Port [2:1] Green GR[2:1]/ LED NON_REM[1:0] & Port Non- Removable strapping option. Port Power PRTPWR_POL Polarity strapping. Over Current OCS_N Sense USB ...
Page 13
USB 2.0 Hub Controller Datasheet Table 4.1 2-Port Hub Pin Descriptions (continued) NAME SYMBOL Serial Data/SMB SDA/SMBDATA Data Serial Clock/SMB SCL/SMBCLK/ Clock CFG_SEL0 & Config Select 0 Configuration CFG_SEL1 Programming Select Table 4.2 SMBus or EEPROM Interface Behavior CFG_SEL1 ...
Page 14
Table 4.3 Miscellaneous Pins (continued) NAME SYMBOL Analog Test ATEST/ & REG_EN Internal 1.8V voltage regulator enable Table 4.4 Power, Ground, and No Connect NAME SYMBOL VDDCORE3P3 VDD33CR VDD1P8 VDD18 VDDAPLL3P3 VDDA33PLL VDDAPLL1P8 VDDA18PLL VDDA3P3 VDDA33 VSS VSS BUFFER I ...
Page 15
USB 2.0 Hub Controller Datasheet Table 4.5 Buffer Type Descriptions (continued) BUFFER IOSD12 Open drain….12mA sink with Schmitt trigger, and must meet I2C-Bus Specification Version 2.1 requirements. ICLKx XTAL Clock Input OCLKx XTAL Clock Output I-R RBIAS IO-U Defined ...
Page 16
Chapter 5 Functional Block Description 5.1 2-Port Hub SMSC’s USB 2.0 2-Port Hub is fully specification compliant to the Universal Serial Bus Specification Revision 2.0 April 27,2000 (12/7/2000 and 5/28/2002 Errata). Please reference Chapter 11 (Hub Specification) for general details ...
Page 17
USB 2.0 Hub Controller Datasheet 5.1.1.5 High-Speed Disable Allows an OEM to force the Hub to configure as a Full-Speed device only (i.e. High-Speed not available). This field is set by the OEM using either the SMBus or EEPROM ...
Page 18
When Dynamic Power switching is enabled, the Hub detects the availability of a local power source by monitoring the external SELF_PWR pin. If the Hub detects a change in power source availability, the Hub immediately disconnects and removes power from ...
Page 19
USB 2.0 Hub Controller Datasheet 5.2 EEPROM Interface The SMSC Hub can be configured via a 2-wire (I2C) EEPROM. (Please see Pin Descriptions" for specific details on how to enable the I2C EEPROM option). The Internal state-machine will, (when ...
Page 20
Table 5.1 User-Defined Descriptor Data (continued) BYTE MSB: SIZE FIELD LSB (BYTES) Config Data 6 1 Byte 1 Config Data 7 1 Byte 2 Non 8 1 Removable Device Port Disable 9 1 Self-Powered Port Disable A 1 Bus-Powered Max ...
Page 21
USB 2.0 Hub Controller Datasheet 5.2.3.3 EEPROM Offset 5:4(h) - Device ID BIT NUMBER BIT NAME 15:8 DID_MSB 7:0 DID_LSB 5.2.3.4 EEPROM Offset 6(h) - CONFIG_BYTE_1 BIT NUMBER BIT NAME 7 SELF_BUS_PWR 6 Reserved 5 HS_DISABLE 4 Reserved 3 ...
Page 22
BIT NUMBER BIT NAME 5:4 OC_TIMER 3 COMPOUND 2:0 Reserved 5.2.3.6 EEPROM Offset 8(h) - Non-Removable Device BIT NUMBER BIT NAME 7:0 NR_DEVICE 5.2.3.7 EEPROM Offset 9(h) - Port Disable For Self Powered Operation BIT NUMBER BIT NAME 7:0 PORT_DIS_SP ...
Page 23
USB 2.0 Hub Controller Datasheet 5.2.3.9 EEPROM Offset B(h) - Max Power For Self Powered Operation BIT NUMBER BIT NAME 7:0 MAX_PWR_SP 5.2.3.10 EEPROM Offset C(h) - Max Power For Bus Powered Operation BIT NUMBER BIT NAME 7:0 MAX_PWR_BP ...
Page 24
EEPROM Offset E(h) - Hub Controller Max Current For Bus Powered Operation BIT NUMBER BIT NAME 7:0 HC_MAX_C_BP 5.2.3.13 EEPROM Offset F(h) - Power-On Time BIT NUMBER BIT NAME 7:0 POWER_ON_TIME 5.3 SMBus Slave Interface Instead of loading User-Defined ...
Page 25
USB 2.0 Hub Controller Datasheet 5.3.1.1 Byte Protocols When using the Hub SMBus Interface for byte transfers, a write will always consist of the SMBus Interface Slave Address byte, followed by the Internal Address Register byte, then the data ...
Page 26
Slave Device Time-Out According to the SMBus Specification, V1.0 devices in a transfer can abort the transfer in progress and release the bus when any single clock low interval exceeds 25ms (T have detected this condition must reset their ...
Page 27
USB 2.0 Hub Controller Datasheet Table 5.4 SMBus Slave Interface Register Map (continued) REG ADDR R/W REGISTER NAME 0Ch R/W Max Power (Self) 0Dh R/W Max Power (Bus) 0Eh R/W Hub Controller Max Current (Self) 0Fh R/W Hub Controller ...
Page 28
Register 02h: Vendor ID (MSB) (Reset = 0x00) BIT NUMBER BIT NAME 7:0 VID_MSB 5.3.9.4 Register 03h: Product ID (LSB) (Reset = 0x00) BIT NUMBER BIT NAME 7:0 PID_LSB 5.3.9.5 Register 04h: Product ID (MSB) (Reset = 0x00) BIT ...
Page 29
USB 2.0 Hub Controller Datasheet BIT NUMBER BIT NAME 5 HS_DISABLE 4 Reserved 3 EOP_DISABLE 2:1 CURRENT_SNS 0 Reserved 5.3.9.9 Register 08h: Configuration Data Byte 2 (Reset = 0x00) BIT NUMBER BIT NAME 7 DYNAMIC 6 Reserved 5:4 OC_TIMER ...
Page 30
Register 09h: Non-Removable Device (Reset = 0x00) BIT NUMBER BIT NAME 7:0 NR_DEVICE 5.3.9.11 Register 0Ah: Port Disable For Self Powered Operation (Reset = 0x00) BIT NUMBER BIT NAME 7:0 PORT_DIS_SP 5.3.9.12 Register 0Bh: Port Disable For Bus Powered ...
Page 31
USB 2.0 Hub Controller Datasheet 5.3.9.14 Register 0Dh: Max Power For Bus Powered Operation (Reset = 0x00) BIT NUMBER BIT NAME 7:0 MAX_PWR_BP 5.3.9.15 Register 0Eh: Hub Controller Max Current For Self Powered Operation (Reset = 0x00) BIT NUMBER ...
Page 32
Reserved Registers Unless otherwise instructed, only a ‘0’ may be written to all reserved registers or bits. 5.4 Default Configuration Option: The SMSC Hub can be configured via its internal default configuration. (please see for specific details on how ...
Page 33
USB 2.0 Hub Controller Datasheet 5.6.1 External Hardware RESET_N A valid hardware reset is defined as, assertion of RESET_N for a minimum of 1us after all power supplies are within operating range. While reset is asserted, the Hub (and ...
Page 34
Table 5.5 Reset_N Timing for Default/Strap Option Mode (continued) NAME DESCRIPTION t6 Host acknowledges attach and signals USB Reset. t7 USB Idle. t8 Completion time for requests (with or without data stage). Notes: When in Bus-Powered mode, the Hub and ...
Page 35
USB 2.0 Hub Controller Datasheet All Power Supplies must have reached the operating levels mandated in Parameters", prior to (or coincident with) the assertion of RESET_N. RESET_N for SMBus Slave Configuration 5.6.1.3 Hardware Reset reset Negation asserted t1 RESET_N ...
Page 36
USB Bus Reset In response to the upstream port signaling a reset to the Hub, the Hub does the following: Note: The Hub does not propagate the upstream USB reset to downstream devices. 1. Sets default address to 0. ...
Page 37
USB 2.0 Hub Controller Datasheet Chapter 6 XNOR Test XNOR continuity tests all signal pins on the Hub (every pin except for NC, XTAL1/CLKIN, XTAL2, ATEST/REG_EN, RBIAS, TEST, Power, and Ground). This functionality is enabled by driving TEST and ...
Page 38
Chapter 7 DC Parameters 7.1 Maximum Guaranteed Ratings PARAMETER SYMBOL MIN Storage T -55 A Temperature Lead Temperature 1.8V supply V -0.3 DDA18PLL voltage V DD18 3.3V supply V -0.3 DDA33 voltage V DDA33PLL V DD33CR Voltage on any -0.3 ...
Page 39
USB 2.0 Hub Controller Datasheet 7.2 Recommended Operating Conditions PARAMETER SYMBOL Operating T A Temperature 1.8V supply voltage V DDA18PLL V DD18 3.3V supply voltage V DDA33 V DDA33PLL V DD33CR Voltage on any I/O pin Voltage on XTAL1 ...
Page 40
Table 7.1 DC Electrical Characteristics (continued) PARAMETER SYMBOL ICLK Input Buffer V Low Input Level ILCK V IHCK High Input Level I Input Leakage V HYSC Hysteresis O8 and I/O8 Type Buffer Low Output Level V High Output Level V ...
Page 41
USB 2.0 Hub Controller Datasheet Table 7.1 DC Electrical Characteristics (continued) PARAMETER SYMBOL Supply Current I CSBY Suspend Supply Current I RST Reset Notes: 1. Output leakage is measured with the current pins in high impedance. 2. See USB ...
Page 42
Chapter 8 AC Specifications 8.1 Oscillator/Clock Crystal: Parallel Resonant, Fundamental Mode, 24 MHz ± 100ppm. External Clock: 50% Duty cycle ± 10%, 24 MHz ± 100ppm, Jitter < 100 ps rms. 8.1.1 SMBus Interface: The SMSC Hub conforms to all ...
Page 43
Chapter 9 Package Outlines TERMINAL #1 IDENTIFIER AREA (D1/2 X E1/2) 0.6(MAX) 0.6(MAX) CHAMFERED CORNERS ARE OPTIONAL 4X TOP VIEW 4X 0°-12° C ccc C 4 SIDE VIEW 3-D VIEWS NOTES: 1. ALL DIMENSIONS ARE IN MILLIMETER. ...
Page 44
Figure 9.2 48 Pin TQFP Package Outline (7x7x1.4 mm body, 2mm Footprint) MIN NOMINAL 0.45 ...